

## SANYO Semiconductors

## DATA SHEET

# LB11693H — 3-Phase Brushless Motor Driver for 24V Fan Motors

#### **Overview**

The LB11693H reduces motor noise by imparting a slope to the output current when switching the phase to which power is applied. This motor driver includes an automatic recovery constraint protection circuit and is optimal for driving 24V fan motors.

#### Functions

- Soft phase switching + direct PWM drive
- PWM control based on both a DC voltage input (the CTL voltage) and a pulse input
- Provides a 5 V regulator output
- One Hall-effect sensor FG output
- Integrating amplifier
- Automatic recovery constraint protection circuit (on/off = 1/14), RD output
- Current limiter circuit
- LVSD circuit
- Thermal protection circuit

#### **Specifications**

#### **Absolute Maximum Ratings** at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range	V <sub>CC</sub> max		30	V
Output current	I <sub>O</sub> max	T ≤ 500mS	1.8	А
Allowable power dissipation 1	Pd max1	Independent IC	0.9	W
Allowable power dissipation 2	Pd max2	When mounted on a circuit board *	2.1	W
Operating temperature	Topr		-30 to +100	°C
Storage temperature	Tstg		-55 to +150	°C

\*: On the specified circuit board (114.3mm×76.1mm×1.6mm, glass epoxy)

#### Allowable Operating Ranges at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage rang	VCC		9.5 to 28	V
Constant voltage output current	IREG		0 to -30	mA
RD output current	I <sub>RD</sub>		0 to 10	mA
FG output current	I <sub>FG</sub>		0 to 10	mA

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.


#### SANYO Semiconductor Co., Ltd.

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN


				Potingo		
Parameter	Symbol	Conditions		Ratings		Unit
Current drain 1	I <sub>CC</sub> 1		min	typ 10	max 13.5	mA
Current drain 2		When STOP		4.0	5.5	mA
	ICC2	When STOP		4.0	5.5	IIIA
Output Block	N			4.5	0.05	
Output saturation voltage 1	V <sub>O</sub> sat1	$I_{O} = 0.7A, V_{O} (SINK) + V_{O} (SOURCE)$		1.5	2.05	V
Output saturation voltage 2	V <sub>O</sub> sat2	$I_{O} = 1.5A, V_{O} (SINK) + V_{O} (SOURCE)$		2.2	2.9	V
Output leakage current	lOleak				100	μA
High side diode forward voltage 1	VD1	ID = 0.7A		1.25	1.65	V
High side diode forward voltage 2	VD2	ID = 1.5A		1.9	2.5	V
5V Constant Voltage Output						
Output voltage	VREG	I <sub>O</sub> = -5mA	4.7	5.0	5.3	V
Voltage regulation	∆VREG1	V <sub>CC</sub> = 9.5 to 28V		30	100	mV
Load regulation	∆VREG2	I <sub>O</sub> = -5 to -20mA		20	100	mV
Hall amplifier	1	-	1			I <u></u>
Input bias current	I <sub>B</sub> (HA)			2	10	μA
Differential input voltage range	VHIN	Sine wave input	50		350	mVp-p
Common-mode input voltage range	VICM	Differential input 50mVp-p	1.5		VREG-1.0	V
Input offset voltage	VIOH	Design target value	-20		20	mV
CSD Pin						
High-level output voltage	V <sub>OH</sub> (CSD)		2.75	3.0	3.25	V
Low-level output voltage	V <sub>OL</sub> (CSD)		0.85	1.0	1.15	V
External capacitor charge current	ICSD1		-3.3	-2.4	-1.4	μA
External capacitor charge current	ICSD <sup>2</sup>		0.09	0.17	0.23	μΑ
Charge/discharge current ratio	R <sub>CSD</sub>	Charge current/discharge current		14		Times
Undervoltage Protection Circuit (L\						
Operating voltage	V <sub>SD</sub> L		3.6	3.8	4.0	V
Release voltage	V <sub>SD</sub> H		4.1	4.3	4.5	V
Hysteresis			0.35	0.5	0.65	V
Current Limiter Circuit (RF pin)	∆vsD		0.55	0.5	0.05	v
	N/		0.45	0.5	0.55	V
Limiter voltage	V <sub>RF</sub>	V <sub>CC</sub> -VM	0.45	0.5	0.55	v
Thermal Shutdown Operation	700		150	(70		
Thermal shutdown operating voltage	TSD	Design target value (junction temperature)	150	170		°C
Hysteresis	∆TSD	Design target value (junction temperature)		40		°C
CTL Amplifier						
Input offset voltage	V <sub>IO</sub> (CTL)		-10		10	mV
Input bias current	I <sub>B</sub> (CTL)		-1		1	μA
Common-mode input voltage range	VICM		0		VREG-1.7	V
High-level output voltage	V <sub>OH</sub> (CTL)	I <sub>TOC</sub> = -0.2mA	VREG-1.2	VREG-0.8		V
Low-level output voltage	V <sub>OL</sub> (CTL)	I <sub>TOC</sub> = 0.2mA		0.8	1.05	V
Open-loop gain	G(CTL)	f(CTL) = 1kHz	45	51		dB

Continued from preceding page.				Ratings	w.DataShee	+4U.con
Parameter	Symbol	Conditions	min	typ	max	Unit
PWM Oscillator Circuit	1	1				
High-level output voltage	V <sub>OH</sub> (PWM)		2.75	3.0	3.25	V
Low-level output voltage	V <sub>OL</sub> (PWM)		1.1	1.3	1.4	V
Amplitude	V(PWM)		1.5	1.7	2.0	Vp-p
External capacitor charge current	ICHG	VPWM = 2.1V	-125	-90	-70	μΑ
Oscillator frequency	f(PWM)	C = 2200pF	15.5	19.5	27.0	kHz
TOC pin						
Input voltage 1	VTOC1	Output duty: 100%	2.72	3.0	3.30	V
Input voltage 2	V <sub>TOC</sub> <sup>2</sup>	Output duty: 0%	1.07	1.3	1.45	V
Input voltage 1L	V <sub>TOC</sub> 1L	Design target value. 100% when VREG = 4.7V	2.72	2.80	2.90	V
Input voltage 2L	V <sub>TOC</sub> 2L	Design target value. 0% when VREG = 4.7V	1.07	1.17	1.27	V
Input voltage 1H	V <sub>TOC</sub> 1H	Design target value. 100% when VREG = 5.3V	3.08	3.20	3.30	V
Input voltage 2H	V <sub>TOC</sub> 2H	Design target value. 0% when VREG = 5.3V	1.21	1.33	1.45	V
RD pin						
Low-level output voltage	V <sub>OL</sub> (RD)	I <sub>RD</sub> = 5mA		0.1	0.3	V
Output leakage current	I <sub>L</sub> (RD)	V <sub>RD</sub> = 28V			10	μA
FG pin						
Low-level output voltage	V <sub>OL</sub> (FG)	I <sub>FG</sub> = 5mA		0.1	0.3	V
Output leakage current	IL(FG)	V <sub>FG</sub> = 28V			10	μΑ
FGFIL Pin	•					
Charge current	IFGFIL <sup>1</sup>		-7	-5	-3	μΑ
Discharge current	IFGFIL <sup>2</sup>		3	5	7	μΑ
FG Amplifier Schmitt Block (IN1)	•					
Amplifier gain	G(FG)	Design target value.		7		Times
Hysteresis	V <sub>IS</sub> (FG)	Design target value. Input equivalent		8		mV
S/S Pin	•					
High-level input voltage	V <sub>IH</sub> (SS)		2.0		VREG	V
Low-level input voltage	V <sub>IL</sub> (SS)		0		1.0	V
Input open voltage	V <sub>IO</sub> (SS)		2.6	2.9	3.2	V
Hysteresis	V <sub>IS</sub> (SS)		0.16	0.25	0.34	V
High-level input current	I <sub>IH</sub> (SS)	VS/S = VREG		100	130	μΑ
Low-level input current	I <sub>IL</sub> (SS)	VS/S = 0V	-170	-130		μΑ
PWMIN Pin						
Input frequency range	f(PI)				50	kHz
High-level input voltage range	V <sub>IH</sub> (PI)		2.0		VREG	V
Low-level input voltage range	V <sub>IL</sub> (PI)		0		1.0	V
Input open voltage	V <sub>IO</sub> (PI)		2.6	2.9	3.2	V
Hysteresis	V <sub>IS</sub> (PI)		0.16	0.25	0.34	V
High-level input current	I <sub>IH</sub> (PI)	VPWMIN = VREG		100	130	μΑ
Low-level input current	I <sub>IL</sub> (PI)	VPWMIN = 0V	-170	-130		μA
F/R Pin						
High-level input voltage	V <sub>IH</sub> (FR)		2.0		VREG	V
Low-level input voltage	V <sub>IL</sub> (FR)		0		1.0	V
Input open voltage	V <sub>IO</sub> (FR)		VREG-0.5		VREG	V
Hysteresis	V <sub>IS</sub> (FR)		0.16	0.25	0.34	V
High-level input current	I <sub>IH</sub> (FR)	V <sub>FR</sub> = VREG	-10	0	10	μA
Low-level input current	I <sub>IL</sub> (FR)	V <sub>FR</sub> = 0V	-165	-115		μΑ

#### **Package Dimensions**



### **Pin Assignment**



OMP06106

120

## **Truth Table**

	Source $\rightarrow$ Sink		F/R = 'L'			F/R = 'H'	
	Source $\rightarrow$ Sink	IN1	IN2	IN3	IN1	IN2	IN3
1	$\text{OUT2} \rightarrow \text{OUT1}$	Н	L	Н	L	Н	L
2	$\text{OUT3} \rightarrow \text{OUT1}$	Н	L	L	L	Н	Н
3	$\text{OUT3} \rightarrow \text{OUT2}$	Н	Н	L	L	L	Н
4	$\text{OUT1} \rightarrow \text{OUT2}$	L	Н	L	Н	L	Н
5	$\text{OUT1} \rightarrow \text{OUT3}$	L	Н	Н	Н	L	L
6	$\text{OUT2} \rightarrow \text{OUT3}$	L	L	Н	Н	Н	L

## **Pin Function**

www.DataSheet4U.com

	unction		www.DataSheet4U.com
Pin No.	Symbol	Description	Equivalent circuit
34	OUT1	Motor drive output	Vee
36	OUT2		
2	OUT3		VD 7
4	GND2	Motor drive output system ground	
7	VD	Low side output transistor drive current supply	
9	VM	Motor drive output power supply and output current detection. Connect a resistor (Rf) between this pin and V <sub>CC</sub> . The output current is limited to a value determined by the equation $I_{OUT} = V_{RF}/Rf$ .	₩
8	VCC	Power supply (Systems other than the motor drive output)	
10	VREG	5V regulator output (control circuit power supply). Connect a capacitor (about 0.1μF) between this pin and ground for stabilization.	VCC (10) (
11	LVS	Undervoltage protection voltage detection. Connect this pin to VREG if the VREG level is to be detected. If the $V_{CC}$ level is to be detected, insert a zener diode in series to set the detection level.	VREG
12	FGFIL	FG filter. Normally, this IC will be used with this pin open. Connect a capacitor between this pin and ground if noise on the FG signal becomes a problem.	VREG 300Ω 12 MP06110


Continued	from preceding		www.DataShoot4ll.com
Pin No.	Symbol	Description	Equivalent circuit
14	FC	Control loop frequency characteristics correction. Connect a capacitor between this pin and ground.	VREG
15	CSD	Constraint protection circuit operating time setting.	VREG VREG V V V V V V V V V V V V V V V V V V
16	FG	Hall input 1FG output. (This is an open-collector output.)	VREG () () () () () () () () () ()
17	RD	Motor constrained state detection output (This is an open-collector output.) When the motor is constrained: high, when the motor is turning: low.	VREG () () () () () () () () () ()
18	PWMIN	PWM pulse input. When low the output will be on and when high the outputs will be off. If this pin is used to control this IC, connect EI <sup>-</sup> to ground and connect EI <sup>+</sup> to TOC.	VREG

	from preceding		www.DataSheet4U.com
Pin No.	Symbol	Description	Equivalent circuit
20	S/S	Start/stop control. Low: start, high or open: stop.	VREG VREG GRAVE GRAV
21 22	EI+ EI-	CTL amplifier noninverting input CTL amplifier inverting input	VREG (2) (2) (2) (2) (2) (2) (2) (2)
23	тос	PWM waveform comparator (CTL amplifier output)	VREG VREG VREG VREG VREG VREG VREG VREG
25	PWM	PWM oscillator frequency setting. Connect a capacitor between this pin and ground. A frequency of about 20kHz can be set by using a 2200pF capacitor.	VREG VREG

Pin No.	Symbol	Description	www.DataSheet4U.com Equivalent circuit
26	GND1	Ground (For circuits other than the motor drive output system)	
28 27 30 29 32 31	IN1+ IN1- IN2+ IN2- IN3+ IN3-	Hall effect sensor inputs High when IN <sup>+</sup> > IN <sup>-</sup> , low for the reverse state. Signal inputs with an amplitude (differential) of at least 50mVp-p are desirable for the Hall inputs. If noise is a problem, connect capacitors between the IN <sup>+</sup> and IN <sup>-</sup> inputs.	VREG 300Ω 300Ω 300Ω 300Ω 300Ω 300Ω 300Ω 300Ω 300Ω 300Ω 300Ω 300Ω 300Ω 300Ω 00Ω
33	F/R	Forward/reverse control Low: forward, high or open: reverse.	VREG C C C C C C C C C C C C C C C C C C C
1,3 5,6 13,1 9 24,3 5	NC	No connection. The NC pins may be used for wiring connections.	
-	FRAME	Frame connection The FRAME pin is connected internally to the IC surface metal parts. Both must be used in the electrically open state.	

## **Block Diagram**

www.DataSheet4U.com



#### LB11693H Overview

#### 1. Output Drive Circuit

The LB11693H reduces motor vibration and noise by switching the output current smoothly when switching phases. Since the Hall input waveform is used for the change in (slope of) the output current during phase switching, if the slope of the Hall input waveform is too steep, the change in the output current during phase switching will also be too steep and the effectiveness of this technique at lowering vibration and noise effect will be reduced. Thus the slope of the Hall input waveform requires attention during application design.

Low side output transistor PWM switching is used for motor speed control. The drive output is adjusted by changing the duty. The diodes between the outputs and VM used for the regenerative current when the PWM signal is in the off state are built in.

If the slope (amplitude) of the Hall input waveform is large, and if used with a high current, the parasitic diodes between the outputs and ground will operate due to the low side kickback during phase switching. If problems such as disruption of the waveforms occur, connect either rectifying diodes or Schottky diodes between the outputs and ground.

#### 2. Power Supply Stabilization

Since the LB11693H uses a control method based on PWM switching, the power supply lines are susceptible to disruption. Electrolytic capacitors with an adequate capacitance for stabilization must be connected between  $V_{CC}$  and ground. If diodes are inserted in the power supply lines to prevent destruction of the equipment if the power supply is connected in reverse, the power supply lines will be particularly susceptible to disruption. In this case, even larger capacitors must be used. The connected electrolytic capacitors must be located as close as possible to the IC pins ( $V_{CC}$ , VM, and GND2). If the electrolytic capacitors cannot be attached close to the pins due to problems with the heat sink or other issues, ceramic capacitors of about  $0.1\mu$ F must be attached close to the pins.

#### 3. VREG Pin

At the same time as being the 5V regulator output, the VREG pin is also the power supply for the IC internal control circuits. Therefore, a capacitor of at least  $0.1\mu$ F must be connected between the VREG pin and ground to stabilize the control circuit power supply. The ground side of the connected capacitor must be connected to the GND1 pin with as short a line as possible.

#### 4. FC Pin

The capacitor connected to the FC pin is required to correct the control loop's frequency characteristics. (It should be about  $0.1 \mu$ F.)

#### 5. VD Pin

The VD pin supplies the low side output transistor drive current (a maximum of about 0.1A).

The IC internal power consumption is suppressed by connecting a resistor between the V<sub>CC</sub> and VD pins and dividing power consumption due to the low side output transistor drive current with that resistor. Although the IC internal power consumption due to the drive current can be reduced by lowering the VD pin voltage, a voltage of at least 4 V must be assured at the VD pin. Use a resistor in the range from about 50 $\Omega$  (0.5W) to about 100 $\Omega$  (1W) between the V<sub>CC</sub> and VD pins when the LB11693H is used with V<sub>CC</sub> = 24V.

#### 6. Hall Input Signals

Signal inputs with an amplitude (differential) of at least 50mVp-p are required for the Hall inputs. If the output waveforms are disrupted by noise, capacitors must be connected between the Hall input pins (the + and - sides).

#### 7. Current Limiter Circuit

The current limiter circuit limits the peak value of the output current to a current determined by the equation  $I = V_{RF}/Rf$  (where  $V_{RF} = 0.5V$  (typical), Rf = current detection resistor value). When the limiter operates, it suppresses the current by PWM control of the low side output transistor at the PWM frequency determined by the external capacitor connected to the PWM pin, in particular, by reducing the on duty.

#### 8. Forward/Reverse Switching

www.DataSheet4U.com

The LB11693H was designed assuming that forward/reverse switching would not be performed while the motor is operating. We recommend that the F/R pin be held fixed at either the low (forward) or high (reverse) level when the motor is turning. Although it will be pulled up to the high level by an internal pull-up resistor (about  $40k\Omega$ ) when left open, this must be strengthened by an external resistor if fluctuations are large.

If the direction is switched while the motor is turning, large currents will flow due to the braking operation. The LB11693H's current limiter circuit, however, cannot limit this braking current. Therefore, forward/reverse switching during motor rotation is only possible if the braking current is limited to a value under IOmax (1.8A) by the motor coil resistance or other circuit or phenomenon. Furthermore, since through current will flow in the high and low side transistors at the instant the switch occurs with switching that only uses the F/R pin, applications must provide a drive off period for switching directions. A drive off period must be provided by either setting the IC to the stopped state with the S/S pin or setting the PWM signal to the 0% duty state with the TOC and PWMIN pins, and the F/R pin must only be switched during that period to prevent through current.

#### 9. Power Saving Circuit

This IC can be set to a power saving state in which current consumption is reduced by setting it to the stopped state with the S/S pin. The bias current to most of the circuits in the IC is cut off in this power saving state. Note, however, that the 5V regulator output is still provided in the power saving state.

#### 10. Notes on the PWM Frequency

The PWM frequency is determined by the capacitance (F) of the capacitor connected to the PWM pin.

 $fPWM \approx 1/(23400 \times C)$ 

A frequency in the range 15 to 25kHz is desirable for the PWM frequency. The ground side of the connected capacitor must be connected to the GND1 pin by as short a line as possible.

#### 11. Control Methods

The output duty can be controlled by either of the following methods.

• Comparison of the TOC pin voltage with the PWM oscillator waveform

This method determines the low side output transistor duty according to the result of comparing the TOC pin voltage with the PWM oscillator waveform. The PWM duty will be 0% when the TOC pin voltage is under about 1.3 V and will be 100% when that voltage is over about 3.0V.

Since the TOC pin is the output of the CTL amplifier, a control voltage cannot be directly input to the TOC pin. Accordingly, the CTL amplifier is normally used as a full feedback amplifier (by connecting the EI<sup>-</sup> pin to the TOC pin) and inputting a DC voltage to the EI pin (here the TOC voltage will be equal to the EI<sup>+</sup> pin voltage). When the EI<sup>+</sup> pin voltage increases, the output duty will increase as well. Since the motor will be driven if the EI<sup>+</sup> pin is in the open state, a pull-down resistor should be connected to the EI<sup>+</sup> pin in applications where this is not desirable. A low level must be input to the PWMIN pin (or it must be connected to ground) if the TOC pin voltage control system is used.


• PWMIN pulse input

A 15 to 25kHz frequency pulse signal can be input to the PWMIN pin and the low side output transistor duty can be controlled based on the duty of that input signal. When the PWMIN pin is low, the output will be on, and when high, the output will be off. When the PWMIN pin is open, the input will go to the high level and the output will be off. If PWMIN pin control is used, the  $EI^-$  pin must be connected to ground and the  $EI^+$  pin must be connected to the TOC pin.

#### 12. Undervoltage Protection Circuit

The undervoltage protection circuit turns off the low side output transistor if the LVS pin voltage falls below the circuit's operating voltage (about 3.8V). This operating voltage is the detection level for a 5V system. The detection level can be increased by connecting a zener diode in series with the LVS pin to apply a level shift to the detection level. The current flowing into the LVS pin during detection is about  $65\mu A$ . To suppress variations in the zener voltage, it is necessary to stabilize the rise of the zener diode voltage by increasing the current that flows in the zener diode. If this is necessary, insert a resistor between the LVS pin and ground.

www.DataSheet4U.com To the detected <



When the LCS pin is open, it will be pulled to the ground level by the built-in pull-down resistor and the output will be turned off. Thus if the undervoltage protection circuit is not used, a voltage in excess of the release voltage (about 4.3V) must be applied to the LVS pin. Note that the maximum rating for the LVS pin voltage is 30V.

#### 13. Motor Constraint Protection Circuit

When motor motion is constrained, the external capacitor connected to the CSD pin will be alternately charged (up to about 3.0V) with a constant current of about 2.4 $\mu$ A and discharged with a constant current of about 0.17 $\mu$ A (to about 1.0V). Thus the CSD pin voltage will have a sawtooth waveform. The motor constraint protection circuit turns the motor (the low side output transistor) on or off repeatedly based on this sawtooth waveform. Motor drive will be on during the period the CSD pin external capacitor is being charged from about 1.0V to about 3.0V and will be off when it is being discharged from about 3.0V to about 1.0V. The drive on/off operation protects the IC and the motor when the motor is physically constrained from moving. If a 0.47 $\mu$ F capacitor is connected to the CSD pin, the IC will iterate an on/off cycle in which drive is on for about 0.4 seconds and off for about 5.5 seconds.


While the motor is turning, the CSD pin voltage will be held at a certain voltage (that depends on the motor speed) by (a) a CSD pin external capacitor discharge operation based on about 10 $\mu$ s discharge pulses generated internally in the IC when the Hall input IN1 switches (that is, on rising and falling edges on the FG output) and (b) a charge operation on that capacitor by a constant current of about 2.4 $\mu$ A.

Since the Hall input IN1 does not switch when the motor is physically constrained, the discharge pulses are not generated and the CSD pin external capacitor will be charged to about 3.0V by the constant current of about  $2.4\mu$ A. The motor constraint protection circuit operates when the capacitor reaches about 3.0V. The constraint protection operation will be released when the motor constraint is released.


If the motor speed is extremely low, the CSD pin voltage during that motor rotation will be held at a comparatively high voltage, and if that voltage reaches about 3.0V, the constraint protection function will operate. Since the constraint protection function will operate if the Hall input IN1 frequency falls below about 10Hz, caution is required when using the motor constraint protection circuit with motors that will operate at low speeds.

Connect the CSD pin to ground if the motor constraint protection circuit is not used.


# Test Circuits ICC1, ICC2



Vosat1, Vosat2








28V

After setting the logic state so that the high and low side output transistors for the corresponding phase are in the off state, proceed to the measurement itself.

Set the switch SW to position 1 for source transistor leakage measurement, and to position for sink transistor leakage measurement.

The figure shows the circuit used for measuring OUT3. Use similar circuits for measurement of the other phases.



#### VD1, VD2(EX, OUT1)

27V

Logic table IN1 IN2 IN3 OUTI н н L OUT2 н L L олтз н L L

Input the logic states shown in the table so that the output transistor for the corresponding phase is off.


Set IO to 0.7A when measuring VD1.

Set IO to 1.5A when measuring VD2.


The figure shows the circuit used for measuring OUT1. Use similar circuits for measurement of the other phases.

#### VREG, $\triangle$ VREG1, $\triangle$ VREG2

www.DataSheet4U.com



## IB(HA)



The figure shows the circuit used for measuring IN3. Use similar circuits for measurement of the input pins for the other phases.

VOH(CSD), VOL(CSD) www.DataSheet4U.com 2.0V 3.0V 4V Vo Ù 777 <del>7//</del> \_₩/-2kΩ \_\_\_\_\_ 2200pF Sa≷ 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 0012 g 5 R **S**34 БS N2+ ÷ ż GND1 PWM g ğ 늡 击 SSS 2 ž PWMIN OUT3 VREG FGFIL GND2 202 LVS SD  $\bigcirc$   $\mathbf{\tilde{z}}$ Ŷ Ŷ Ŷ ₹ g 9 С ů 8 2 13 3 4 10 12 15 1 5 6 7 8 9 11 14 16 18 17 5600pF SS VCSD 7 7/7 777 <u>1</u>2€ 11 10 11 11 777 쿱 Vo 12V 24V 0 VCSD V<sub>OL</sub>(CSD) V<sub>OH</sub>(CSD) OMB06010 ICSD1, ICSD2 **4**V  $\overline{}$  $\rightarrow$ 2200pF LOGIC IN 32 33 31 30 29 27 22 36 35 34 28 26 25 24 23 21 20 19 PWM IN1+ ź OUT2 OUT1 F/R IN2+ GND1 ğ щ ÷ S/S g ЦЗ, ľZ' g Ŷ N3+ PWMIN VREG GND2 FGFIL OUT3 2 2 2 CSD LVS g ₹ g g 9 g R 8 ΩŽ ß 10 2 3 4 11 12 13 1 5 6 9 14 15 17 18 7 8 16 ICSD2  $\overline{}$  $\overline{}$ ↓ ICSD1 ⊘ Ц 5600pF

> Change V<sub>IN</sub> from 0.8V to 2.0V when measuring I<sub>CSD</sub>1. Change  $V_{IN}$  from 3.3V to 2.0V when measuring I<sub>CSD</sub>2.

77

Q VIN

5


77

0 24∨

OMB06011

 $V_{SDL}, V_{SDH}, \Delta V_{SD}$ 

www.DataSheet4U.com




VRF 4V 2kΩ Q 7/7  $\overline{}$ 🕑 Vo 2200pF LOGIC IN ₿Š 777 33 27 36 35 34 32 31 30 29 28 26 25 24 23 22 21 20 19 ľ OUT2 ŧ1 GND1 PWM OUT1 100 S R IN2+ S 늢 ÷ S/S Ŷ N3+ Б Б ŝ PWMIN GND2 VREG 0013 FGFIL 2 20 20 LVS SS ₹ g g Ŷ 9 g R ő ⊖¥ 8 2 10 1 3 4 5 6 7 8 11 12 13 14 15 16 18 9 17 5600p ₿₿  $\overline{}$ 7/7 777 ╢ 0.1µF V<sub>CC</sub>-V<sub>M</sub> Vo OMB06013 E 52 77 12V 24V After manipulating the logic and setting values such that VO is less than 2V 0 VCC-VM when  $V_{CC} = VM$ , proceed to the measurement itself.

www.DataSheet4U.com


VRF

## VIO(CTL), IB(CTL), VOH(CTL), VOL(CTL)





Set the switch SW to the 2 position when measuring  $V_{OH}(CTL)$ . Set the switch SW to the 1 position when measuring  $V_{OL}(CTL)$ .

## VOH(PWM), VOL(PWM), V(PWM), ICHG(PWM)










After power is first applied, set  $V_{IN}$  to the ground level. Set the switch SW to position 1 and measure  $V_{OL}$  (RD). Then set  $V_{IN}$  to 3.3V.

Set the switch SW to position 2 and measure  $I_L(RD)$ .

OMB06017


## V<sub>OL</sub>(FG), I<sub>L</sub>(FG)



Set the switch SW to position 2 and measure IL(FG).


OMB06018

## IFGFIL1, IFGFIL2




When measuring IFGFIL1, set  $V_{IN1} = 3V$ ,  $V_{IN2} = 2V$ , and VFGIL from 0.5 to 2.0V. When measuring IFGFIL2, set  $V_{IN1} = 2V$ ,  $V_{IN2} = 3V$ , and VFGIL from 3.5 to 2.0V.

## $V_{IH}(S/S)$ , $V_{IL}(S/S)$ , $V_{IO}(S/S)$ , $V_{IS}(S/S)$ , $I_{IH}(S/S)$ , $I_{IL}(S/S)$




	SW1	SW2	SW3
V <sub>IH</sub> (S/S)	1	-	1
V <sub>IL</sub> (S/S)	1	-	1
V <sub>IO</sub> (S/S)	1	-	2
I <sub>IH</sub> (S/S)	2	1	-
I <sub>IL</sub> (S/S)	2	2	-

After manipulating the logic and setting values such that  $V_O$  is less than 2V when  $V_{S/S} = 0V$ , proceed to the measurement itself.




 $\begin{array}{c} V_{IH}(S/S) \\ V_{IL}(S/S) \end{array} \right\} \quad \mbox{IC operation is OK as long as the output voltage} \\ changes when V_{S/S} \mbox{ is between 1.0 and 2.0V.} \end{array}$ 

## VIH(PI), VIL(PI), VIO(PI), VIS(PI), IIH(PI), IIL(PI)



	SW1	SW2	SW3
V <sub>IH</sub> (PI)	1	-	1
V <sub>IL</sub> (PI)	1	-	1
V <sub>IO</sub> (PI)	1	-	2
I <sub>IH</sub> (PI)	2	1	-
l <sub>IL</sub> (PI)	2	2	-

such that  $V_{O}$  is less than 2V when  $V_{PI} = 0V$ , proceed to the measurement itself.






 $V_{IH}(PI)$  ] IC operation is OK as long as the output voltage  $V_{IL}(PI)$  f changes when V<sub>PI</sub> is between 1.0 and 2.0V.


## VIH(FR), VIL(FR), VIO(FR), VIS(FR), IIH(FR), IIL(FR)

www.DataSheet4U.com



	SW1	SW2	SW3
V <sub>IH</sub> (FR)	1	-	1
V <sub>IL</sub> (FR)	1	-	1
V <sub>IO</sub> (FR)	1	-	2
l <sub>IH</sub> (FR)	2	1	-
l <sub>IL</sub> (FR)	2	2	-

proceed to the measurement itself.





IC operation is OK as long as the output voltage changes when V<sub>FR</sub> is between 1.0 and 2.0V.

www.DataSheet4U.com

- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 2006. Specifications and information herein are subject to change without notice.