

# SANYO Semiconductors DATA SHEET

LB11826

# Monolithic Digital IC For OA Products

# **Three-Phase Brushless Motor Driver**

## Overview

The LB11826 is a three-phase brushless motor driver that is optimal for driving drum and paper feed motors in laser printers and plain paper copiers. This IC adopts a direct PWM drive technique for minimal power loss. Flexible control of motor speed in response to an externally provided clock frequency (corresponding to the FG frequency) can be implemented by using the LB11826 in conjunction with the Sanyo LB11825M.

#### **Features**

- Three-phase bipolar drive (30V, 2.5V)
- Direct PWM drive
- Built-in low side inductive kickback absorbing diode
- Speed discriminator + PLL speed control
- Speed locked state detection output
- Built-in forward/reverse switching circuit
- Full complement of built-in protection circuits, including current limiter circuit, thermal protection circuit, and motor constraint protection circuit.

# **Specifications**

## **Absolute Maximum Ratings** at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V <sub>CC</sub> max		30	V
Output current	I <sub>O</sub> max	T ≤ 500ms	2.5	Α
Allowable power dissipation	Pd max1	Independent IC	3	W
	Pd max2	When infinitely large heat sink	20	W
Operating temperature	Topr		-20 to +80	°C
Storage temperature	Tstg		-55 to +150	°C

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

# LB11826

# Allowable Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range 1	V <sub>CC</sub>		9.5 to 28	V
Voltage output current	IREG		0 to -30	mA
LDn output current	ILD		0 to 15	mA

# **Electrical Characteristics** at Ta = 25°C, $V_{CC} = VM = 24V$

Parameter	Symbol Conditions			Ratings	_	Unit
r arameter	Symbol	Conditions	min	typ	max	Offic
Supply current 1	I <sub>CC</sub> 1			23	30	mA
Supply current 2	I <sub>CC</sub> 2	Stop mode		3.5	5	mA
Output block						
Output saturation voltage 1	V <sub>O</sub> sat1	I <sub>O</sub> = 1.0A, V <sub>O</sub> (sink) + (source)		2.0	2.5	V
Output saturation voltage 2	V <sub>O</sub> sat2	I <sub>O</sub> = 2.0A, V <sub>O</sub> (sink) + (source)		2.6	3.2	V
Output leakage current	I <sub>O</sub> leak				100	μΑ
Lower side diode forward voltage 1	VD1	ID = -1.0A		1.2	1.5	V
Lower side diode forward voltage 2	VD2	ID = -2.0A		1.5	2.0	V
5V Voltage output	•					
Output voltage	VREG	I <sub>O</sub> = -5mA	4.65	5.00	5.35	V
Voltage regulation	ΔVREG1	V <sub>CC</sub> = 9.5 to 28V		30	100	mV
Load regulation	ΔVREG2	I <sub>O</sub> = -5 to -20mA		20	100	mV
Hall Amplifier	1		- <b>J</b>			
Input bias current	IHB		-2	-0.5		μА
Common-mode input voltage range	VICM		1.5		VREG-1.5	V
Hall input sensitivity			80			mVp-p
Hysteresis width	ΔV <sub>IN</sub>		15	24	42	mV
Input voltage low → high	VSLH			12		mV
Input voltage high → low	VSHL			-12		mV
PWM oscillator circuit	1					
Output H level voltage	V <sub>OH</sub> (PWM)		2.5	2.8	3.1	V
Output L level voltage	V <sub>OL</sub> (PWM)		1.2	1.5	1.8	V
Oscillator frequency	f (PWM)	C = 3900pF		18		kHz
Amplitude	V (PWM)		1.05	1.30	1.55	Vp-p
CSD circuit		L	1			
Operating voltage	V <sub>OH</sub> (CSD)		3.6	3.9	4.2	V
External C charge current	ICHG		-17	-12	-9	μА
Operating time	T (CSD)	C = 10μF, Design target value*		3.3		S
Current limiter operation	1				ı	
Limiter	VRF	V <sub>CC</sub> -VM	0.45	0.5	0.55	V
Thermal shutdown operation					ı	
Thermal shutdown operating	TSD	Design target value* (junction temperature)	150	180		°C
temperature						
Hysteresis width	ΔTSD	Design target value* (junction temperature)		50		°C
FG amplifier						
Input offset voltage	V <sub>IO</sub> (FG)		-10		10	mV
Input bias current	IB (FG)		-1		1	μΑ
Output H level voltage	V <sub>OH</sub> (FG)	IFGO = -0.2mA	VREG-1.2	VREG-0.8		V
Output L level voltage	V <sub>OL</sub> (FG)	IFGO = 0.2mA		0.8	1.2	V
FG input sensitivity		Gain 100-fold	3			mV
Schmitt amplitude for the next stage		Design target value*	100	180	250	mV
Operation frequency range					2	kHz
Open-loop gain		f (FG) = 2kHz	45	51		dB

Note: \* These items are design target values and are not tested.

# LB11826

Continued from preceding page.


Parameter	Symbol	Conditions		Ratings		Unit
T didinotoi	,		min	typ	max	01110
Speed discriminator				1		
Output H level voltage	V <sub>OH</sub> (D)	IDO = -0.1mA	VREG-1.0	VREG-0.7		V
Output L level voltage	V <sub>OL</sub> (D)	IDO = 0.1mA		0.8	1.1	V
Number of counts				512		
PLL output						
Output H level voltage	V <sub>OH</sub> (P)	IPO = -0.1mA	VREG-1.8	VREG-1.5	VREG-1.2	V
Output L level voltage	V <sub>OL</sub> (P)	IDO = 0.1mA	1.2	1.5	1.8	V
Lock detection						
Output L level voltage	V <sub>OL</sub> (LD)	ILD = 10mA		0.15	0.5	V
Lock range				6.25		%
Integrator						
Input bias current	IB (INT)		-0.4		0.4	μΑ
Output H level voltage	V <sub>OH</sub> (INT)	IINTO = -0.2mA	VREG-1.2	VREG-0.8		V
Output L level voltage	V <sub>OL</sub> (INT)	IINTO = 0.2mA		0.8	1.2	V
Open-loop gain		f (INT) = 1kHz	45	51		dB
Gain width product		Design target value*		450		kHz
Reference voltage		Design target value*	-5%	VREG/2	5%	V
Clock input pin			<u>.</u>	•		
Operating frequency range	fosc				1	MHz
L level pin voltage	Voscl	I <sub>OSC</sub> = -0.5mA		1.55		V
H level pin current	IOSCH	V <sub>OSC</sub> = V <sub>OSCL</sub> + 0.5V		0.4		mA
Start/Stop pin			<b>"</b>	I.		
H level input voltage range	V <sub>IH</sub> (S/S)		3.5		VREG	V
L level input voltage range	V <sub>IL</sub> (S/S)		0		1.5	V
Input open voltage	V <sub>IO</sub> (S/S)		VREG-0.5		VREG	V
Hysteresis width	ΔV <sub>IN</sub>		0.35	0.50	0.65	V
H level input current	I <sub>IH</sub> (S/S)	V (S/S) = VREG	-10	0	10	μА
L level input current	I <sub>IL</sub> (S/S)	V (S/S) = 0V	-280	-210		μА
Forward/Reverse pin			<b>'</b>			
H level input voltage range	V <sub>IH</sub> (F/R)		3.5		VREG	V
L level input voltage range	V <sub>IL</sub> (F/R)		0		1.5	V
Input open voltage	V <sub>IO</sub> (F/R)		VREG-0.5		VREG	V
Hysteresis width	ΔVIN		0.35	0.50	0.65	V
H level input current	I <sub>IH</sub> (F/R)	V (F/R) = VREG	-10	0	10	μΑ
L level input current	I <sub>II</sub> (F/R)	V (F/R) = 0V	-280	-210		μA


Note :  $\ensuremath{^\star}$  These items are design target values and are not tested.

# **Package Dimensions**


unit : mm (typ)

3174C





# **Pin Assignment**




# **Truth Table**

	Source		F/R= L			F/R= H	
	Sink	IN1	IN2	IN3	IN1	IN2	IN3
1	OUT2 → OUT1	Н	L	Н	L	Н	L
2	OUT3 →OUT1	Н	L	L	L	Н	Н
3	OUT3 → OUT2	Н	Н	L	L	L	Н
4	OUT1 → OUT2	L	Н	L	Н	L	Н
5	OUT1 → OUT3	L	Н	Н	Н	L	L
6	$OUT2 \rightarrow OUT3$	L	L	Н	Н	Н	٦

The relation between the clock frequency,  $f_{CLK}$ , and the FG frequency,  $f_{FG}$ , is given by the following equation.

$$f_{FG}$$
 (servo) =  $f_{CLK}$ /  
=  $f_{CLK}$ /512

# **Block Diagram and Peripheral Circuits**



# LB11826

# **Pin Functions**

PIN FU	inctions		
Pin No.	Pin name	Pin function	Equivalent circuit
28	OUT1	Motor drive output pin.	Vcc
1	OUT2	Connect the Schottky diode between the output -	
2	OUT2	VCC.	300Ω VM (5)
3	GND2	Output GND pin.	
5	VM	Power and output current detection pins of the	
		output. Connect a low resistance (Rf) between this	
		pin and V <sub>CC</sub> .	
		The output current is limited to the current value set	<i>m</i> (1)(2)(28)
		with $I_{OUT} = V_{RF}/Rf$ .	
			<b>├</b>
			₹ ]
			3
			<u> </u>
4	VCC	Power pin (Other than the output).	
6	VREG	Stabilized power supply output pin (5V output).  Connect a capacitor (about 0.1µF) between this pin	Vcc
		and GND for stabilization.	
			<b>├</b>   <b>-</b>   <b>-</b>  - - - - - - - - - - - - - -
			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
			6
			<b>\</b>
			<b>↓</b>
			$\qquad \qquad \qquad \qquad \qquad \qquad \uparrow \qquad \qquad \qquad  $
			$\downarrow$ $\downarrow$ $\downarrow$
7	PWM	Pin to set the PWM oscillation frequency.	m m
_ ′	FVVIVI	Connect a capacitor between this pin and GND.	VREG
		This can be set to about 18kHz with C = 3900pF.	
			μ 200Ω
			2kΩ \$
			2022
8	CSD	Pin to set the operation time of motor lock protection	VPEC
		circuit.	VREG
		Connection of a capacitor (about 10μF) between	$(\downarrow) (\downarrow) (\downarrow) (\downarrow)  $
		CSD and GND can set the protection operation time	
		of about 3.3seconds.	
			300Ω (8)
			1kΩ § (0)
	•	•	-

Continued from preceding page.

	from preceding		T
Pin No.	Pin name	Pin function	Equivalent circuit
9 10	XI XO	Clock input pin, which enters the clock signal (1MHz or less) to the XI pin via resistor (about $5.1 k\Omega$ ). Keep the XO pin open.	VREG 100
11	INTOUT	Integrating amplifier output (speed control pin).	VREG  OF THE STATE
12	INTIN	Integrating amplifier input pin.	VREG 300Ω 12
13	POUT	PLL output pin.	VREG 300Ω 13

	from preceding		
Pin No.	Pin name	Pin function	Equivalent circuit
14	DOUT	Speed discriminator output.  Accelerate: high, decelerate: low.	VREG  300Ω  14
15	LD	Speed lock detection output.  L when the motor speed is within the speed lock range (±6.25%).  Voltage resistance 30V max.	VREG (15)
16	FGOUT	FG amplifier output pin.	VREG  GY07  FG schmitt comparator
17 18	FGIN <sup>+</sup>	FG amplifier input pin. Connection of a capacitor (about 0.1μF) between FGIN and GND causes initial reset to the logic circuit.	VREG $20k\Omega \lessapprox$ $18$ $300\Omega$ $18$ $20k\Omega \lessapprox$ $10$ $10$ $10$ $10$ $10$ $10$ $10$ $10$
19	S/S	Start/stop control pin. Low: 0V to 1.5V High: 3.5V to VREG H level when open. Hysteresis width about 0.5V.	VREG \$22kΩ 19
20	GND1	GND pin (Other than the output).	

Continued from preceding page.

Pin No.	Pin name	Pin function	Equivalent circuit
22 21 24 23 26 25	IN1+ IN1- IN2+ IN2- IN3+ IN3-	Hall amplifier input.  IN+ > IN- is the input high state, and the reverse is the input low state.  It is recommended that the Hall signal has an amplitude of 100mVp-p (differential) or more.  Connect a capacitor between the IN+ and IN- inputs if there is noise in the Hall sensor signals.	VREG  300Ω 300Ω 21 23 25 W 22 24 26
27	F/R	Forward/reverse control pin. Low: 0V to 1.5V High: 3.5V to VREG H level when open. Hysteresis width about 0.5V.	VREG \$22kΩ 2kΩ 27

## **LB11826 Description**

## 1. Speed control circuit

This IC performs speed control by using both the speed discriminator circuit and PLL circuit. The speed control circuit outputs the error signal once for every two cycles of FG (one FG cycle counted). The PLL circuit outputs the phase error signal once for each cycle of FG.

As the FG servo frequency is calculated as follows, the motor speed is set with the number of FG pulses and clock frequency.

fFG (servo) = fCLK/512 fCLK : Clock frequency

This IC achieves variable speed control with ease when combined with LB11825M.

### 2. Output drive circuit

This IC employs a direct PWM drive method to minimize the power loss at output. The output Tr is always saturated at ON, and the motor drive force is adjusted through change of the duty at which the output is turned ON. Since the output PWM switching is made with the lower-side output Tr, it is necessary to connect the schottky diode between OUT and V<sub>CC</sub> (because the through current flows at an instant when the lower-side Tr is turned ON if the diode with a short reverse recovery time is not used). The diode between OUT and GND is incorporated. When the large output current presents problem (waveform disturbance at kickback on the lower side), connect a commutating diode or schottky diode externally.

### 3. Current limiting circuit

The current limiting circuit performs limiting with the current determined from  $I = V_{RF}/Rf$  ( $V_{RF} = 0.5V_{typ}$ , Rf: current detector resistance) (that is, this circuit limits the peak current).

Limiting operation includes decrease in the output on-duty to suppress the current.

#### 4. Power save circuit

This IC enters the power save condition to decrease the current dissipation in the stop mode. In this condition, the bias current of most of circuits is cut off. Even in the power save condition, the 5 V regulator output is given.

#### 5. Reference clock

This is entered from the external signal source (1MHz max) via a resistor (reference : about  $5.1k\Omega$ ) in series with the XI pin. The XO pin is left open.

Input signal source levels: Low-level voltage: 0 to 0.8V High-level voltage: 2.5 to 5.0V

#### 6. Speed lock range

The speed lock range is  $\pm 6.25\%$  of the constant speed. If the motor speed falls inside the lock range, the LD pin goes to "L" (open collector output). When the motor speed falls outside the lock range, the on-duty ratio of motor drive output changes according to the speed error, causing control to keep the motor speed within the lock range.

## 7. PWM frequency

PWM frequency is determined from the capacity C (F) of capacitor connected to the PWM pin.

 $f_{PWM} \approx 1/(14,400 \times C)$ 

It is recommended to keep the PWM frequency at 15k - 20kHz.

#### 8. Hall input signal

The Hall input requires the signal input with an amplitude exceeding the hysteresis width (42mV max). Considering the effect of noise, the input with the amplitude of 100mV or more is recommended.

## 9. F/R changeover

Motor rotation direction can be changed over with the F/R pin. When changing F/R while the motor is running, pay attention to following points.

- For the through current at a time of changeover, the countermeasure is taken using a circuit. However, it is necessary to prevent exceeding of the rated voltage (30V) due to rise of V<sub>CC</sub> voltage at a time of changeover (because the motor current returns instantaneously to the power supply). When this problem exists, increase the capacity of a capacitor between V<sub>CC</sub> and GND.
- When the motor current exceeds the current limit value after changeover, the lower-side Tr is turned OFF. But, the upper-side Tr enters the short-brake condition and the current determined from the motor counter electromotive voltage and coil resistance flows. It is necessary to prevent this current from exceeding the rated current (2.5A). (F/R changeover at high motor speed is dangerous.)

#### 10. Motor lock protection circuit

A motor lock protection circuit is incorporated for protection of IC and motor when the motor is locked.

When the LD output is "H" (unlocked) for a certain period in the start condition, the lower-side Tr is turned OFF. This time is set with the capacity of the capacitor connected to the CSD pin. The time can be set to about 3.3 seconds with the capacity of  $10\mu$ F (variance about  $\pm 30\%$ ).

Set time (s) 
$$\approx 0.33 \times C (\mu F)$$

When the capacitor used has a leak current, due consideration is necessary because it may cause error in the set time, etc.

Cancelling requires either the stop condition or re-application of power supply (in the stop condition). When the lock protection circuit is not to be used, connect the CSD pin to GND.

When the stop period during which lock protection is to be cancelled is short, the charge of capacitor cannot be discharged completely and the lock protection activation time at restart becomes shorter than the set value. It is necessary to provide the stop time with an allowance while referring to the following equation. (The same applies to restart in the motor start transient condition.)

Stop time (ms) 
$$\geq 15 \times C (\mu F)$$

#### 11. Power supply stabilization

This IC has a large output current and is driven by switching, resulting in ready oscillation of the power line. It is therefore necessary to connect a capacitor with a sufficient capacity between the  $V_{CC}$  pin and GND for stabilization. When a diode is inserted in the power line to prevent breakdown due to reverse connection of power supply, the power line is particularly readily oscillated. The larger capacity need be selected.

## 12. Constant of integrating amplifier parts

Arrange the integrating amplifier external parts as near as possible to IC to protect them from noise effects. Arrange them by keeping the largest possible distance from the motor.

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of July, 2008. Specifications and information herein are subject to change without notice.