

No. 4948

LB1894M

3-Phase Brushless Motor Driver for CD-ROM Spindle Motors


Overview

The LB1894M is a 3-phase brushless motor driver for use in CD-ROM spindle motors.

Functions and Features

- 3-phase bipolar brushless motor driver
- Voltage linear drive, enabling the external capacitance to be reduced
- · Thermal shutdown circuit built-in
- · Overcurrent protection circuit built-in
- · V-type control amplifier built-in
- · 2-step switchable control gain
- · Control gain switchable using op-amps


Performance Characteristics



Package Dimensions

unit: mm

3073A-MFP30S



Specifications

Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol -	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} 1 max		20	V
Maximum supply voltage	V _{CC} 2 max		7.0	
Output supply voltage	V _{OU, V, W}		22	V
Output current	Гоит		1.5	A
Allowable power dissipation	Pd max		1.05	W
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-55 to +150	•c

Allowable Operating Ranges at Ta = 25°C


Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC} 1		5 to 18	V
- Total	V _{CC} 2		4.3 to 6.5	٧

Electrical Characteristics at Ta = 25°C, $V_{CC}1 = 12V$, $V_{CC}2 = 5V$

Parameter	Symbol	Conditions		Ratings		
	Cymbol	Conditions	min	typ	max	Unit
Supply current 1	l _{cc} 1	VC = VC _{REF} R _L = ∞	_	17	30	mA
Supply current 2	I _{CC} 2	VC = VC _{REF}	-	6.5	9.5	mA
[Driver stage]			l	<u> </u>	.	
Output saturation voltage	V _{O(sat)} 1	I _{OUT} = 0.5A, sink + source	_	1,6	2,2	V
Culput saturation voitage	V _{O(sat)} 2	I _{OUT} = 1.0A, sink + source	_	2.0	3.0	V
Output transistor blocking voltage	V _{O(sus)}	I _{OUT} = 20mA, design value	20	-	-	v
Output rest voltage	Voq	VC = VC _{REF}	5.7	6.0	6.3	V
Hall amplifier input offset voltage	V _{H olfset}		-5	-	+5	m∨
Hall amplifier input bias current	I _{H bias}		-	1	5	μА
Hall amplifier common-mode input voltage range	V _{Hch}		1.3	-	2.2	V
Hall amplifier input-output voltage gain	G _{VHO}		42	45	48	dB
[Control stage]					·	I
Control-output drive gain	G _{VCO} 1	High gain, GC = HIGH	32	35	38	dВ
Control-output unive gain	G _{VCO} 2	Low gain, GC = LOW	26	29	32	dB
Control-output channel difference	ΔG _{VCO}		-2	-	+2	dB
Control rising threshold voltage	VCTH	VC _{REF} = 2.5V, V _{OUT} = 0.1Vp-p	2.35	-	2.65	V
Control rising threshold voltage width	ΔVC _{TH}	VC _{REF} = 2.5V, V _{OUT} ≈ 0.1Vp-p	50	-	150	mV
Gain control switching HIGH- level voltage	V _{GCH}		4	-	5	V
Gain control switching LOW- level voltage	V _{GCL}	inputs are LOW level when left open.	0	-	+2	v
Op-amps]					<u> </u>	l
Op-amp input offset voltage	V _{FG offset}		-8	-	+8	mV

Parameter	Symbol	Conditions	Ratings			
	0,111001	Conditions	min	typ	max	Unit
Open-loop voltage gain	G _{VFG}	f = 1kHz	-	60	_	dB
Source output saturation voltage	V _{FG OU}	$I_0 = -2mA$	3.7	-	-	v
Sink output saturation voltage	V _{FG OD}	I _O = 2mA	-		1.3	V
Common-mode signal rejection	CHR	Design value	-	80		dB
Op-amp common-mode input voltage range	V _{FG CH}	VC _{REF} = 1.5V to V _{CC} 2, design value	0	-	+3.5	V
Phase margin	фМ -	Design value	_	20	_	deg
[Thermal shutdown]						l
Thermal shutdown operating temperature	TSD	Design value	150	180	210	°C
TSD hysteresis	ΔTSD	Design value	_	15	_	°C

Pin Assignment




Truth Table


	Source → sink		Hall input ¹		Control
	Source - Surk	U _{IN}	V _{IN}	W _{IN}	VC
4	W phase → V phase	Lilon	HIGH	1.011	HIGH
	V phase → W phase	HIGH		LOW	LOW
2	W phase → U phase	HIGH	LOW	1011	HIGH
<u>.</u>	U phase → W phase			LOW	LOW
3	V phase → W phase	Low Low	1.004		HIGH
3	W phase → V phase		LOW	HIGH	LOW
4	U phase → V phase	1011	LIIQU	1000	HIGH
*	V phase → U phase	LOW	HIGH	LOW	LOW
5	V phase → U phase	111011	1011		HIGH
5	U phase → V phase	- HIGH	LOW	HIGH -	LOW
6	U phase → W phase	LOW		111011	HIGH
· ·	W phase → U phase	LOW	HIGH	HIGH	LOW

^{1.} An input is considered to be HIGH when $U_{IN}1 > U_{IN}2$, $V_{IN}1 > V_{IN}2$, and $W_{IN}1 > W_{IN}2$ by 0.2V or more, and is considered to be LOW when $U_{IN}1 > U_{IN}2$, $V_{IN}1 > V_{IN}2$, and $W_{IN}1 > W_{IN}2$ by 0.2V or less.

Block Diagram 1



Block Diagram 2



Pin Functions

Number	Name	Pin voltage	Equivalent circuit	Function
1, 2, 14, 15, 16, 17, 29, 30	Frame GND	_		Ground connection for all circuits except the outputs.
3	FC		3 3.9k a A00013	Connect a capacitor between this pin and ground to reduce the control input-output gain frequency response and to stop the oscillator.
4	VC _{AEF}	1.5V min V _{CC} 2 max	V _{CC2} 50 µF 200 µF 50 µF	Speed control pins. Pin 4 voltage determines the control start voltage. Pin 5 voltage is used to control the output voltage
5	VC	0V min V _{CC} 2 max	\$200a \$ 200a \$ 200a \$ A00014	(voltage control method).
6	V _{cc} 1	5 to 18V		Output-stage supply pin.
7 8 9	U _{ОИТ} VоИТ W _{ОИТ}	·	VCC1 7 1k 0 8 9	Output pins.
10	RF			Output transistor ground. A resistor can be connected between this pin and GND to sense the output current as a voltage drop to provide for overcurrent protection.
11	V _{cc} 2	4.3 to 6.5V		Supply for all circuits except the output stage. This supply should be kept stable to prevent ripple and noise from entering this pin.

Number	Name	Pin voltage	Equivalent circuit	Function
. 12	CL	0V min V _{CC} 2 max	12 W 2000 F AC3016	When the voltage on RF pin becomes equal to the voltage on pin 12 (CL), the current limiter operates. The pin 12 (CL) voltage is determined externally. If the current limiter is not used, it should be connected to $V_{\rm CC}2$.
13	GC .	0V min V _{CC} 2 max	VCC2 50k0 10k0 50k0 50k0 50k0 50k0	Control input gain switching pin. 35dB is selected when pin 13 (GC) is HIGH (4 to 5V), and 29dB is selected when pin 13 (GC) is LOW (0 to 2V) or open for a value $V_{CC}2 = 5V$.
18	R _{out}		VCC2	A resistor connected between this pin and pin 20 (VC _{IN}) enables pin 22 switching between HIGH level and open to switch the op-amp gain.
19	VC _{OUT}		380 \$ 2000 2000	Op-amp output pin. This op-amp can be used for: 1. Control gain changing, or 2. FG amplifier.
22	, R _{IN}		A03018	When this pin goes HIGH, the resistor connected between pins 18 and 20 is connected in parallel with the op-amp feedback resistor to switch the gain.
20	· VC _{IN}	0V min 3.5V max (V _{CC} 2 = 5V)	VCC2 ▼2000 20	Op-amp inverting input pin. The op-amp non-inverting input is connected to pin 4 VCREF

Number	Name	Pin voltage	Equivalent circuit	Function
23 24	W _{IN} 2 W _{IN} 1		VCC2 VCC2	W-phase Hall element input pins. Logic HIGH is represented by W _{IN} 1 > W _{IN} 2.
25 26	V _{IN} 2 V _{IN} 1	1.3 min 2.2V max	24 2000 25 26 2000 25 28 2000 25	V-phase Hall element input pins. Logic HIGH is represented by V _{IN} 1 > V _{IN} 2.
27 28	U _{IN} 2 U _{IN} 1		A03020	U-phase Half element input pins. Logic HIGH is represented by U _{IN} 1 > U _{IN} 2.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees, jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of July, 1995. Specifications and information herein are subject to change without notice.