

SPECIFICATION FOR APPROVAL

()	Preliminary	Specification
---	---	-------------	---------------

(●) Final Specification

Title 32.0" WUXGA TFT LCD

BUYER	General
MODEL	

SUPPLIER	LG.Display Co., Ltd.		
*MODEL	LC320EUH		
SUFFIX	SCA1 (RoHS Verified)		

*When you obtain standard approval, please use the above model name without suffix

APPROVED BY	SIGNATURE DATE
Please return 1 copy for your c	confirmation with
your signature and cor	nments.

APPROVED BY	SIGNATURE DATE
P.Y. Kim / Team Leader	
REVIEWED BY	
T.H. Lee / Project Leader	
PREPARED BY	
Y.H. Lee / Engineer	
TV Products Developm LG. Display LCD Co	-

Ver. 1.0 0 /36

CONTENTS

Number	ITEM	Page
	COVER	1
	CONTENTS	2
	RECORD OF REVISIONS	3
1	GENERAL DESCRIPTION	4
2	ABSOLUTE MAXIMUM RATINGS	5
3	ELECTRICAL SPECIFICATIONS	6
3-1	ELECTRICAL CHARACTERISTICS	6
3-2	INTERFACE CONNECTIONS	9
3-3	SIGNAL TIMING SPECIFICATIONS	12
3-4	DATA MAPPING AND TIMING	15
3-5	PANEL PIXEL STRUCTURE	16
3-6	POWER SEQUENCE	17
4	OPTICAL SPECIFICATIONS	18
5	MECHANICAL CHARACTERISTICS	22
6	RELIABILITY	25
7	INTERNATIONAL STANDARDS	26
7-1	SAFETY	26
7-2	ENVRONMENT	26
8	PACKING	27
8-1	DESIGNATION OF LOT MARK	27
8-2	PACKING FORM	27
9	PRECAUTIONS	28
9-1	MOUNTING PRECAUTIONS	28
9-2	OPERATING PRECAUTIONS	28
9-3	ELECTROSTATIC DISCHARGE CONTROL	29
9-4	PRECAUTIONS FOR STRONG LIGHT EXPOSURE	29
9-5	STORAGE	29
9-6	HANDLING PRECAUTIONS FOR PROTECTION FILM	29

Ver. 1.0 1/36

RECORD OF REVISIONS


Revision No.	Revision Date	Page	Description
1.0	Jan, 08, 2010	-	Final Specifications.

Ver. 1.0 2 /36

1. General Description

The LC320EUH is a Color Active Matrix Liquid Crystal Display with an integral Light Emitting Diode (LED) backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in the normally black mode. It has a 31.55 inch diagonally measured active display area with WUXGA resolution (1080 vertical by 1920 horizontal pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the luminance of the sub-pixel color is determined with a 8-bit gray scale signal for each dot. Therefore, it can present a palette of more than 16.7M(true) colors.

It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut, high color depth and fast response time are important.



General Features

Active Screen Size	31.55 inches(801.31mm) diagonal
Outline Dimension	741.4(H) x 435.8(V) x 10.8 mm(D) (Typ.)
Pixel Pitch	0.36375 mm x 0.36375 mm
Pixel Format	1920 horiz. by 1080 vert. Pixels, RGB stripe arrangement
Color Depth	8-bit, 16.7 M colors (※ 1.06B colors @ 10 bit (D) System Output)
Drive IC Data Interface	Source D-IC : 8-bit mini-LVDS, gamma reference voltage, and control signals Gate D-IC : Gate In Panel
Luminance, White	450 cd/m² (Center 1point ,Typ.)
Viewing Angle (CR>10)	Viewing angle free (R/L 178 (Min.), U/D 178 (Min.))
Power Consumption	Total 73.2W (Typ.) (Logic=7.7W with T-CON, LED Backlight =65.5W)
Weight	6.3Kg (Typ.)
Display Mode	Transmissive mode, Normally black
Surface Treatment	Hard coating(3H), Anti-glare treatment of the front polarizer (Haze 10%)

Ver. 1.0 3 /36

2. Absolute Maximum Ratings


The following items are maximum values which, if exceeded, may cause faulty operation or damage to the LCD module.

Table 1. ABSOLUTE MAXIMUM RATINGS

Paramatan.	0	Va	lue	11	Nata	
Parameter	Symbol	Min	Max	Unit	Note	
Logic Power Voltage	VCC	-0.5	+4.0	VDC		
Gate High Voltage	VGH	+18.0	+30.0	VDC		
Gate Low Voltage	VGL	-8.0	-4.0	VDC		
Source D-IC Analog Voltage	VDD	-0.3	+18.0	VDC	1	
Gamma Ref. Voltage (Upper)	VGMH	½VDD-0.5	VDD+0.5	VDC		
Gamma Ref. Voltage (Low)	VGML	-0.3	½ VDD+0.5	VDC		
LED Input Voltage	VF	-	+180.0	VDC		
Panel Front Temperature	Tsur	-	+68	°C	4	
Operating Temperature	Тор	0	+50	°C		
Storage Temperature	Тѕт	-20	+60	°C	0.0	
Operating Ambient Humidity	Нор	10	90	%RH	2,3	
Storage Humidity	Нѕт	10	90	%RH		

Note: 1. Ambient temperature condition (Ta = 25 \pm 2 $^{\circ}\text{C}$)

- 2. Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be Max 39 °C and no condensation of water.
- 3. Gravity mura can be guaranteed below 40 °C condition.
- 4. The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 68 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 68 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.



Ver. 1.0 4 /36

3. Electrical Specifications

3-1. Electrical Characteristics

It requires several power inputs. The VCC is the basic power of LCD Driving power sequence, Which is used to logic power voltage of Source D-IC and GIP.

Table 2. ELECTRICAL CHARACTERISTICS

Parameter	Symbo I	Condition	MIN	TYP	MAX	Unit	Not e
Logic Power Voltage	VCC	-	3.0	3.3	3.6	VDC	
Logic High Level Input Voltage	VIH		2.7		VCC	VDC	
Logic Low Level Input Voltage	VIL		0		0.6	VDC	
Source D-IC Analog Voltage	VDD	-	15.8	16.0	16.2	VDC	
Half Source D-IC Analog Voltage	H_VDD	-	7.7	8.0	8.3	VDC	7
	V_{GMH}	(GMA1 ~ GMA9)	½*VDD		VDD-0.2		
Gamma Reference Voltage	V_{GML}	(GMA10 ~ GMA18)	0.2		½*VDD		
Common Voltage	Vcom	Normal	6.4	6.7	7.0	V	
Common voltage		Reverse	6.4	6.7	7.0	V	
Mini-LVDS Clock frequency	CLK	3.0V≤VCC ≤3.6V			312 (VCC-1.2)	MHz	
mini-LVDS input Voltage (Center)	VIB		0.7 + (VID/2)	0.7 + (VID/2)		V	
mini-LVDS input Voltage Distortion (Center)	ΔViB	Mini-LVDS Clock			0.8	V	
mini-LVDS differential Voltage range	VID	and Data	150		800	mV	5
mini-LVDS differential Voltage range Dip	ΔVID		25		800	mV	
Gate High Voltage	VGH	@ 25 ℃	26.7	27	27.3	VDC	
		@ 0 ℃	27.7	28	28.3		
Gate Low Voltage	VGL		-5.2	-5.0	-4.8	VDC	
GIP Bi-Scan Voltage	VGI_P VGI_N	-	VGL	-	VGH	VDC	
GIP Refresh Voltage	VGH even/odd	-	VGL	-	VGH	V	
GIP Start Pulse Voltage	VST	-	VGL	-	VGH	V	
GIP Operating Clock	GCLK	-	VGL	-	VGH	V	
Total Power Current	ILCD	-		640	835	mA	2
Total Power Consumption	PLcd			7.7	10.0	Watt	2

Note: 1. The specified current and power consumption are under the V_{LCD}=12V., $25 \pm 2^{\circ}$ C, f_V =120Hz condition whereas mosaic pattern(8 x 6) is displayed and f_V is the frame frequency.

- 2. The above spec is based on the basic model.
- 3. All of the typical gate voltage should be controlled within 1% voltage level
- 4. Ripple voltage level is recommended under 10%
- 5. In case of mini-LVDS signal spec, refer to Fig 2 for the more detail.
- 6. Logic Level Input Signal: SOE,POL,GSP,H_CONV,OPT_N
- 7. HVDD Voltage level is half of VDD and it should be between Gamma9 and Gamma10.

Ver. 1.0 5 /36




FIG. 1 Gate Output Wave form without GPM and with GPM




FIG. 2 Description of VID, \triangle VIB, \triangle VID






FIG. 3 Measure point

Ver. 1.0 6 /36

Table 3. ELECTRICAL CHARACTERISTICS (Continue)

Parameter		Symbol	Values			Unit	Note
		- Cyllibol	Min	Тур	Max		Note
Backlight Assembl	y :						
Forward Current	Anode	I _{F (anode)}		165		mAdc	±5%
(one array)	Cathode	I _{F (cathode)}	52.25	55	57.75	mAdc	2, 3
Forward Voltage		V_{F}	92.8	99.2	105.6	Vdc	3
Forward Voltage Va	riation	$\triangle V_{F}$			1.7	Vdc	5
Power Consumption		P _{BL}	61	65.5	70	W	6
Burst Dimming Duty		On duty	1		100	%	
Burst Dimming Frequency		1/T	95		182	Hz	8
LED Array : (APPE	NDIX-V)						-
Life Time			30,000	50,000		Hrs	7


The design of the LED driver must have specifications for the LED array in LCD Assembly.

Notes: The electrical characteristics of LED driver are based on Constant Current driving type.

The performance of the LED in LCM, for example life time or brightness, is extremely influenced by the characteristics of the LED Driver. So, all the parameters of an LED driver should be carefully designed. When you design or order the LED driver, please make sure unwanted lighting caused by the mismatch of the LED and the driver (no lighting, flicker, etc) has never been occurred. When you confirm it, the LCD—Assembly should be operated in the same condition as installed in your instrument.

- 1. Electrical characteristics are based on LED Array specification.
- 2. Specified values are defined for a Backlight Assembly. (IBL: 4 LED array, 165mA/LED array)
- Each LED array has one anode terminal and three cathode terminals.
 The forward current(I_F) of the anode terminal is 165mA and it supplies 55mA into three strings, respectively

16 (LED Pakage / 1string)



- 4. The forward voltage(V_F) of LED array depends on ambient temperature (Appendix-III)
- 5. ΔV_F means Max V_F -Min V_F in one Backlight. So V_F variation in a Backlight isn't over Max. 1.7V
- 6. Maximum level of power consumption is measured at initial turn on. Typical level of power consumption is measured after 1hrs aging at $25 \pm 2^{\circ}$ C.
- 7. The life time(MTTF) is determined as the time at which brightness of the LED is 50% compared to that of initial value at the typical LED current on condition of continuous operating at $25 \pm 2^{\circ}$ C, based on duty 100%.
- The reference method of burst dimming duty ratio.
 It is recommended to use synchronous V-sync frequency to prevent waterfall (Vsync x 1 =Burst Frequency)

Though PWM frequency is over 182Hz (max252Hz), function of backlight is not affected.

Ver. 1.0 7 /36

3-2. Interface Connections

This LCD module employs two kinds of interface connection, two 60-pin FFC connector are used for the module electronics and 12-pin,13-pin connectors are used for the integral backlight system.

3-2-1. LCD Module

-LCD Connector (CN1): TF06L-60S-0.5SH (Manufactured by HRS) or Equivalent

Table 4-1. MODULE CONNECTOR(CN1) PIN CONFIGURATION

No	Symbol	Description	No	Symbol	Description
1	GND	Ground	31	LLV3 -	Left Mini LVDS Receiver Signal(3-)
2	LTD_OUT	LTD OUTPUT	32	LLV3+	Left Mini LVDS Receiver Signal(3+)
3	GCLK1	GIP GATE Clock 1	33	LCLK -	Left Mini LVDS Receiver Clock Signal(-)
4	GCLK2	GIP GATE Clock 2	34	LCLK +	Left Mini LVDS Receiver Clock Signal(+)
5	GCLK3	GIP GATE Clock 3	35	LLV2 -	Left Mini LVDS Receiver Signal(2-)
6	GCLK4	GIP GATE Clock 4	36	LLV2 +	Left Mini LVDS Receiver Signal(2+)
7	GCLK5	GIP GATE Clock 5	37	LLV1 -	Left Mini LVDS Receiver Signal(1-)
8	GCLK6	GIP GATE Clock 6	38	LLV1+	Left Mini LVDS Receiver Signal(1+)
9	VGI_N	GIP Bi-Scan (Normal =VGL Rotate = VGH)	39	LLV0 -	Left Mini LVDS Receiver Signal(0-)
10	VGI_P	GIP Bi-Scan (Normal =VGH Rotate = VGL)	40	LLV0 +	Left Mini LVDS Receiver Signal(0+)
11	VGH_ODD	GIP Panel VDD for Odd GATE TFT	41	GND	Ground
12	VGH_EVEN	GIP Panel VDD for Even GATE TFT	42	SOE	Source Output Enable SIGNAL
13	VGL	GATE Low Voltage	43	POL	Polarity Control Signal
14	VST	VERTICAL START PULSE	44	GSP	GATE Start Pulse
15	GND	Ground	45	H_CONV	"H" H 2dot Inversion/ "L" H 1dot Inversion
16	VCOM_L_FB	VCOM Left Feed-Back Output	46	OPT_N	"H" Normal Display / "L" Rotation Display
17	VCOM_L	VCOM Left Input	47	GND	Ground
18	GND	Ground	48	GMA 18	GAMMA VOLTAGE 18 (Output From LCD)
19	VDD	Driver Power Supply Voltage	49	GMA 16	GAMMA VOLTAGE 16
20	VDD	Driver Power Supply Voltage	50	GMA 15	GAMMA VOLTAGE 15
21	H_VDD	Half Driver Power Supply Voltage	51	GMA 14	GAMMA VOLTAGE 14
22	H_VDD	Half Driver Power Supply Voltage	52	GMA 12	GAMMA VOLTAGE 12
23	GND	Ground	53	GMA 10	GAMMA VOLTAGE 10 (Output From LCD)
24	VCC	Logic Power Supply Voltage	54	GMA 9	GAMMA VOLTAGE 9 (Output From LCD)
25	VCC	Logic Power Supply Voltage	55	GMA 7	GAMMA VOLTAGE 7
26	GND	Ground	56	GMA 5	GAMMA VOLTAGE 5
27	LLV5 -	Left Mini LVDS Receiver Signal(5-)	57	GMA 4	GAMMA VOLTAGE 4
28	LLV5 +	Left Mini LVDS Receiver Signal(5+)	58	GMA 3	GAMMA VOLTAGE 3
29	LLV4 -	Left Mini LVDS Receiver Signal(4-)	59	GMA 1	GAMMA VOLTAGE 1 (Output From LCD)
30	LLV4 +	Left Mini LVDS Receiver Signal(4+)	60	GND	Ground

Note: 1. Please refer to application note for details.

(GIP & Half VDD & Gamma Voltage & H_CONV setting)

2. These 'input signal' (OPT_N,H_CONV) should be connected

Ver. 1.0 8 /36

-LCD Connector (CN2): TF06L-60S-0.5SH (Manufactured by HRS) or Equivalent


Table 4-2. MODULE CONNECTOR(CN2) PIN CONFIGURATION


No	Symbol	Description	No	Symbol	Description
1	GND	Ground	31	RLV1 -	Right Mini LVDS Receiver Signal(1-)
2	GMA 1	GAMMA VOLTAGE 1 (Output From LCD)	32	RLV1+	Right Mini LVDS Receiver Signal(1+)
3	GMA 3	GAMMA VOLTAGE 3	33	RLV0 -	Right Mini LVDS Receiver Signal(0-)
4	GMA 4	GAMMA VOLTAGE 4	34	RLV0 +	Right Mini LVDS Receiver Signal(0+)
5	GMA 5	GAMMA VOLTAGE 5	35	GND	Ground
6	GMA 7	GAMMA VOLTAGE 7	36	VCC	Logic Power Supply Voltage
7	GMA 9	GAMMA VOLTAGE 9 (Output From LCD)	37	VCC	Logic Power Supply Voltage
8	GMA 10	GAMMA VOLTAGE 10 (Output From LCD)	38	GND	Ground
9	GMA 12	GAMMA VOLTAGE 12	39	H_VDD	Half Driver Power Supply Voltage
10	GMA 14	GAMMA VOLTAGE 14	40	H_VDD	Half Driver Power Supply Voltage
11	GMA 15	GAMMA VOLTAGE 15	41	VDD	Driver Power Supply Voltage
12	GMA 16	GAMMA VOLTAGE 16	42	VDD	Driver Power Supply Voltage
13	GMA 18	GAMMA VOLTAGE 18 (Output From LCD)	43	GND	Ground
14	GND	Ground	44	VCOM_R	VCOM Right Input
15	OPT_N	"H" Normal Display / "L" Rotation Display	45	VCOM_R_FB	VCOM Right Feed-Back Output
16	H_CONV	"H" H 2dot Inversion/ "L" H 1dot Inversion	46	GND	Ground
17	GSP	GATE Start Pulse	47	VST	VERTICAL START PULSE
18	POL	Polarity Control Signal	48	VGL	GATE Low Voltage
19	SOE	Source Output Enable SIGNAL	49	VGH_EVEN	GIP Panel VDD for Even GATE TFT
20	GND	Ground	50	VGH_ODD	GIP Panel VDD for Odd GATE TFT
21	RLV5 -	Right Mini LVDS Receiver Signal(5-)	51	VGI_P	GIP Bi-Scan (Normal =VGH Rotate = VGL)
22	RLV5 +	Right Mini LVDS Receiver Signal(5+)	52	VGI_N	GIP Bi-Scan (Normal =VGL Rotate = VGH)
23	RLV4 -	Right Mini LVDS Receiver Signal(4-)	53	GCLK6	GIP GATE Clock 6
24	RLV4 +	Right Mini LVDS Receiver Signal(4+)	54	GCLK5	GIP GATE Clock 5
25	RLV3 -	Right Mini LVDS Receiver Signal(3-)	55	GCLK4	GIP GATE Clock 4
26	RLV3+	Right Mini LVDS Receiver Signal(3+)	56	GCLK3	GIP GATE Clock 3
27	LCLK -	Right Mini LVDS Receiver Clock Signal(-)	57	GCLK2	GIP GATE Clock 2
28	LCLK +	Right Mini LVDS Receiver Clock Signal(+)	58	GCLK1	GIP GATE Clock 1
29	RLV2 -	Right Mini LVDS Receiver Signal(2-)	59	LTD_OUT	LTD OUTPUT
30	RLV2+	Right Mini LVDS Receiver Signal(2+)	60	GND	Ground

Note: 1. Please refer to application note for details

(GIP & Half VDD & Gamma Voltage & H_CONV setting)

2. These 'input signal' (OPT_N,H_CONV) should be connected





Ver. 1.0 9 /36

3-2-2. Backlight Module

[CN1]

1) LED Array assy Connector (Plug)

: 20010HS-12 (manufactured by Yeonho)or equivalent

2) Mating Connector (Receptacle)

: 20010WR-12 (manufactured by Yeonho)or equivalent

[CN2]

1) LED Array assy Connector (Plug)

: 20010HS-13(BK) (manufactured by Yeonho)or equivalent

2) Mating Connector (Receptacle)

: 20010WR-13(BK) (manufactured by Yeonho)or equivalent

Table 5. BACKLIGHT CONNECTOR PIN CONFIGURATION(CN1,CN2)

No	Symbol	Description	Note
1	#1 Anode	LED Input Current	
2	N.C	Open	
3	#1-1 Cathode	LED Output Current	
4	#1-2 Cathode	LED Output Current	
5	#1-3 Cathode	LED Output Current	
6	N.C	Open	
7	N.C	Open	
8	#2-3Cathode	LED Output Current	
9	#2-2 Cathode	LED Output Current	
10	#2-1 Cathode	LED Output Current	
11	N.C	Open	
12	#2 Anode	LED Input Current	

No	Symbol	Description	Note
1	#3 Anode	LED Input Current	
2	N.C	Open	
3	#3-1 Cathode	LED Output Current	
4	#3-2 Cathode	LED Output Current	
5	#3-3 Cathode	LED Output Current	
6	N.C	Open	
7	N.C	Open	
8	N.C	Open	
9	#4-3Cathode	LED Output Current	
10	#4-2 Cathode	LED Output Current	
11	#4-1 Cathode	LED Output Current	
12	N.C	Open	
13	#4 Anode	LED Input Current	

♦ Rear view of LCM



3-3. Signal Timing Specifications

Table 6. Timing Requirements

Parameter	Symbol	Condition	Min	Тур	Max	Unit	Note
Mini Clock pulse period	T 1		3.2	3.4		ns	
Mini Clock pulse low period	T2		1.6	-	-	ns	
Mini Clock pulse high period	Т3		1.6	-	-	ns	1
Mini Data setup time	T ₆		0.6	-	-	ns	
Mini Data hold time	T 7		0.6	-	-	ns	
Reset low to SOE rising time	T8		0	-	-	ns	
SOE to Reset input time	T9		200	-	-	ns	
Receiver off to SOE timing	T10		10	-	-	CLK cycle	
POL signal to SOE setup time	T11		-5	-	-	ns	
POL signal to SOE hold time	T12		6	-	-	ns	
Reset High Period	T13		3			CLK cycle	
SOE signal GSP setup time	T14		100			ns	
SOE signal GSP Hold time	T15		100			ns	
SOE signal Pulse Width	T 16		200			ns	

Note: 1. Mini-LVDS timing measure conditions

: 268MHz < Clock Frequency < 312MHz , 150mV < VID < 800mV @ 3.0<VCC<3.3

2. Setup time and hold time should be satisfied at the same time




FIG 4. Source D-IC Input Data Latch Timing Waveform




FIG 5-1. Input Data Timing for 1st Source D-IC Chip




FIG 5-2. Last Data Latch to SOE Timing

Ver. 1.0 12 /36





FIG 6. POL, GSP and SOE Timing Waveform

3-4. Data Mapping and Timing

Display data and control signal (RESET) are input to LV0 to LV5.

3-4-1. Control signal input mode



3-4-2. Display data input mode




Fig. 7 Mini-LVDS Data

Note: 1. For data mapping, please refer to panel pixel structure Fig.8

3-5. Panel Pixel Structure




FIG. 8 Panel Pixel Structure

3-6. Power Sequence

3-6-1. LCD Driving circuit




Table 7. POWER SEQUENCE

Ta= $25\pm2^{\circ}$ C, fv=120Hz, Dclk=74.25MHz

Tubio 7. I OTTEN	- ,				
Dovomotor		I I mid	Notes		
Parameter	Min	Тур	Unit	Notes	
T 1	0.5		-	ms	
T ₂	0.5		-	ms	
Т3	0		-	ms	
T4	10		-	ms	2
T5	0		-	ms	
T6 / T6'	20		-	ms	
T 7	2		-	sec	

Note: 1. Power sequence for Source D-IC must follow the Case1 & 2.

** Please refer to Appendix V for more details.

- 2. VGH Odd signal should be started "High" status and VGH even & odd can not be "High at the same time.
- 3. Power Off Sequence order is reverse of Power On Condition including Source D-IC.
- 4. GCLK On/Off Sequence

 Normal: GCLK4 → GCLK5 →

Normal : GCLK4 \rightarrow GCLK5 \rightarrow GCLK6 \rightarrow GCLK1 \rightarrow GCLK2 \rightarrow GCLK3. Reverse : GCLK3 \rightarrow GCLK2 \rightarrow GCLK1 \rightarrow GCLK6 \rightarrow GCLK5 \rightarrow GCLK4.

5. VDD_odd/even transition time should be within V_blank

Ver. 1.0 16 /36

4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable in a dark environment at $25\pm2^{\circ}C$. The values are specified at an approximate distance 50cm from the LCD surface at a viewing angle of Φ and θ equal to 0 °.

It is presented additional information concerning the measurement equipment and method in FIG. 9.




FIG. 9 Optical Characteristic Measurement Equipment and Method

Ta= 25 \pm 2°C, VDD,H_VDD,VGH,VGL=typ, fv=120Hz, Clk=297MHz, I_F = 165mA (Typ)

Table 8. OPTICAL CHARACTERISTICS

					120112, OIK			
Dorom	otor	Symbol	Value			Unit	Note	
Param	eter	Symbol	Min	Тур	Max	Unit	Note	
Contrast Ratio		CR	900	1300	-		1	
Surface Luminance	, white	L _{WH}	360	450	-	cd/m ²	2	
Luminance Variation	n	δ _{WHITE} 5P	-	-	1.3		3	
Doonones Time	Rising	Tr	-	8	12		4	
Response Time Falling Tf - RED Rx Ry GREEN Gx -	-	10	14	ms	4			
	DED	Rx		0.651			ĺ	
	RED	Ry		0.332	Typ +0.03			
	CDEEN	Gx		0.308				
Color Coordinates	GREEN	Gy	Тур	0.597				
[CIE1931]	BLUE	Bx	-0.03	0.149				
	BLUE	Ву		0.059				
	WHITE	Wx		0.279				
	VVIIII L	Wy		0.292				
Color Temperature				10,000		K		
Color Gamut				72		%		
Viewing Angle (CR	>10)							
x axis, right(φ=0°)		θr	89	-	-			
x axis, left (φ=180°)		θΙ	89	-	-	daamaa	5	
y axis	axis, up (φ=90°) θu		89	-	-	degree		
y axis	, down (φ=270°)	θd	89	-	-			
Gray Scale			-	-	-		6	

Note: 1. Contrast Ratio(CR) is defined mathematically as:

Surface Luminance at all white pixels

CR = Surface Luminance at all black pixels

It is measured at center 1-point.

- 2. Surface luminance is determined after the unit has been 'ON' and 1Hour after lighting the backlight in a dark environment at 25±2°C. Surface luminance is the luminance value at center 1-point across the LCD surface 50cm from the surface with all pixels displaying white. For more information see the FIG. 10.
- 3. The variation in surface luminance , δ WHITE is defined as : $\delta \, \text{WHITE(5P)} = \text{Maximum}(L_{\text{on1}}, L_{\text{on2}}, \, L_{\text{on3}}, \, L_{\text{on4}}, \, L_{\text{on5}}) \, / \, \text{Minimum}(L_{\text{on1}}, L_{\text{on2}}, \, L_{\text{on3}}, \, L_{\text{on4}}, \, L_{\text{on5}}) \, / \, \text{Where } L_{\text{on1}} \, \text{to} \, L_{\text{on5}} \, \text{are the luminance with all pixels displaying white at 5 locations} \, .$ For more information, see the FIG. 10.
- 4. Response time is the time required for the display to transit from G(255) to G(0) (Rise Time, Tr_R) and from G(0) to G(255) (Decay Time, Tr_D).
- 5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD module surface. For more information, see the FIG. 12.
- Gray scale specificationGamma Value is approximately 2.2. For more information, see the Table 9.

Table 9. GRAY SCALE SPECIFICATION

Gray Level	Luminance [%] (Typ)
L0	0.077
L15	0.28
L31	1.05
L47	2.50
L63	4.69
L79	7.67
L95	11.47
L111	16.11
L127	21.64
L143	28.07
L159	35.43
L175	43.73
L191	52.99
L207	63.23
L223	74.47
L239	86.72
L255	100

	Gray Level	Gamma Ref.
	L0	Gamma9
	L1	-
Positive	L31	Gamma7
Positive	L63	-
Voltage	L127	Gamma5
	L191	Gamma4
	L223	Gamma3
	L255	Gamma1
	L255	Gamma18
	L223	Gamma16
	L191	Gamma15
Negative	L127	Gamma14
Voltage	L63	-
	L31	Gamma12
	L1	-
	L0	Gamma10

Measuring point for surface luminance & luminance variation




FIG. 10 5 Points for Luminance Measure

Response time is defined as the following figure and shall be measured by switching the input signal for "Gray(N)" and "Gray(M)".




FIG. 11 Response Time

Dimension of viewing angle range




FIG.12 Viewing Angle

Ver. 1.0 20 /36

5. Mechanical Characteristics

Table 10 provides general mechanical characteristics.


Table 10. MECHANICAL CHARACTERISTICS

Item	Val	lue	
	Horizontal	741.4 mm	
Outline Dimension	Vertical	435.8 mm	
	Depth	10.8 mm	
Donal Area	Horizontal	705.4 mm	
Bezel Area	Vertical 435 Depth 10. Horizontal 705 Vertical 395 Horizontal 698 Vertical 392	399.8 mm	
Active Diapley Area	Horizontal	698.40 mm	
Active Display Area	Vertical	392.85 mm	
Weight	6.3 Kg (Typ.) , 7.0 Kg (Max.)		

Note: Please refer to a mechanical drawing in terms of tolerance at the next page.


Ver. 1.0 21 /36

[FRONT VIEW]



Ver. 1.0 22 /36

[REAR VIEW]



Ver. 1.0 23 /36

6. Reliability

Table 11. ENVIRONMENT TEST CONDITION

No.	Test Item	Condition
1	High temperature storage test	Ta= 60°C 240h
2	Low temperature storage test	Ta= -20°C 240h
3	High temperature operation test	Ta= 50°C 50%RH 240h
4	Low temperature operation test	Ta= 0°C 240h
5	Vibration test (non-operating)	Wave form : random Vibration level : 1.0Grms Bandwidth : 10-300Hz Duration : X,Y,Z, 30 min Each direction per 10 min
6	Shock test (non-operating)	Shock level : 100Grms Waveform : half sine wave, 2ms Direction : \pm X, \pm Y, \pm Z One time each direction
7	Humidity condition Operation	Ta= 40 °C ,90%RH
8	Altitude operating storage / shipment	0 - 15,000 ft 0 - 40,000 ft

Note: Before and after Reliability test, LCM should be operated with normal function.

Ver. 1.0 24 /36

7. International Standards

7-1. Safety

- a) UL 60065, Seventh Edition, Underwriters Laboratories Inc. Audio, Video and Similar Electronic Apparatus - Safety Requirements.
- b) CAN/CSA C22.2 No.60065:03, Canadian Standards Association. Audio, Video and Similar Electronic Apparatus Safety Requirements.
- c) EN 60065:2002 + A11:2008, European Committee for Electrotechnical Standardization (CENELEC). Audio, Video and Similar Electronic Apparatus Safety Requirements.
- d) IEC 60065:2005 + A1:2005, The International Electrotechnical Commission (IEC).
 Audio, Video and Similar Electronic Apparatus Safety Requirements.
 (Including report of IEC60825-1:2001 clause 8 and clause 9)

Notes

1. Laser (LED Backlight) Information

Class 1M LED Product IEC60825-1: 2001 Embedded LED Power (Class1M) Power: 6.5896 mW (Max.) Wavelength: 277 ~526 (nm) Width: 1.6 x 0.6 (mm)

2. Caution

: LED inside.

Class 1M laser (LEDs) radiation when open. Do not open while operating.

7-2. Environment

a) RoHS, Directive 2002/95/EC of the European Parliament and of the council of 27 January 2003 on the restriction of the use of certain hazardous substances in electrical and electronic equipment

Ver. 1.0 25 /36

8. Packing

8-1. Information of LCM Label

a) Lot Mark

Α	В	С	D	Е	F	G	Н	I	J	К	L	М
---	---	---	---	---	---	---	---	---	---	---	---	---

 $A,B,C:SIZE(INCH) \\ D:YEAR$

E: MONTH $F \sim M$: SERIAL NO.

Note

1. YEAR

Year	200	2002	2003	2004	2005	2006	2007	2008	2009	2010
Mark	1	2	3	4	5	6	7	8	9	0

2. MONTH

Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Mark	1	2	4	4	5	6	7	8	9	Α	В	С

b) Location of Lot Mark

Serial NO. is printed on the label. The label is attached to the backside of the LCD module. This is subject to change without prior notice.

8-2. Packing Form

a) Package quantity in one Pallet: 6 pcs

b) Pallet Size: 1140 mm X 870 mm X 1161 mm.

Ver. 1.0 26 /36

9. Precautions

Please pay attention to the followings when you use this TFT LCD module.

9-1. Mounting Precautions

- (1) You must mount a module using specified mounting holes (Details refer to the drawings).
- (2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth.(Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzine. Normal-hexane is recommended for cleaning the adhesives used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

9-2. Operating Precautions

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage : $V=\pm 200 \text{mV}(\text{Over and under shoot voltage})$
- (2) Response time depends on the temperature.(In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it becomes lower.)

 And in lower temperature, response time(required time that brightness is stable after turned on) becomes longer
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.
- (7) Please do not give any mechanical and/or acoustical impact to LCM. Otherwise, LCM can't be operated its full characteristics perfectly.
- (8) A screw which is fastened up the steels should be a machine screw. (if not, it can causes conductive particles and deal LCM a fatal blow)
- (9) Please do not set LCD on its edge.
- (10) The conductive material and signal cables are kept away from LED driver inductor to prevent abnormal display, sound noise and temperature rising.

Ver. 1.0 27 /36

9-3. Electrostatic Discharge Control

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

9-4. Precautions for Strong Light Exposure

Strong light exposure causes degradation of polarizer and color filter.

9-5. Storage

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object.

 It is recommended that they be stored in the container in which they were shipped.


9-6. Handling Precautions for Protection Film

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel surface or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

Ver. 1.0 28 /36

APPENDIX-I-1

■ LC320EUH-SCA1 - Pallet Ass'y




NO.	DESCRIPTION	MATERIAL
1	PACKING ASS'Y	
2	PALLET	Plywood
3	BAND	PP
4	CLIP, BAND	STEEL
5	Angle Cover	PAPER
6	WRAP	LDPE
7	LABEL	ART 100X70

Ver. 1.0 29 /36

APPENDIX-I-2

■ LC320EUH-SCA1 - Packing Ass'y




NO.	DESCRIPTION	MATERIAL
1	LCD Module	
2	BAG	AL
3	TAPE	MASKING 20MMX50M
4	Packing	EPS
5	Packing	EPS
6	вох	PAPER_DW3
7	TAPE	OPP 70MMX300M
8	Label	ART 100X70

Ver. 1.0 30 /36

APPENDIX-II-1


■ LC320EUH-SCA1 - LCM Label



Ver. 1.0 31 /36

APPENDIX-II-2

■ LC320EUH-SCA1 - Pallet Label




Ver. 1.0 32 /36

APPENDIX- III


■ LED Array Electrical Spec

Items	Symbol	Condition	Min	Тур	Max	Unit
A O a tio \ / a lta	V_{F}	I _{FM} =165mA	92.8	99.2	105.6	V
Array Operating Voltage	△Vop *2)	I _{FM} =165mA	-	-	1.7	V
Luminous of White	IV	I _{FM} =165mA	11,880	12,500	-	nit
Calar Obranatists	C _X	I _{FM} =165mA	0.250	0.258	0.266	
Color Chromaticity	C _Y	I _{FM} =165mA	0.200	0.208	0.216	
Bright Uniformity *3)	Bu	I _{FM} =165mA	90	-	-	%
Color Uniformity *4)	∆u'v'	I _{FM} =165mA	-	-	0.007	
Life time		$T_{J} \leq 70^{\circ}\!$	30,000	50,000	-	hrs

■ Forward Current vs. Forward Voltage



■ Ambient Temperature vs. Forward Voltage



Ver. 1.0 33 /36

APPENDIX-IV

■ Local Dimming Block Pin Matching

[CN2]

Pin No	Block
1	Vo_2
2	N.C
3	A6
4	A5
5	A4
6	N.C
7	N.C
8	N.C
9	А3
10	A2
11	A1
12	N.C
13	Vo_2

#4-1	#4-2	#4-3	#3-3	#3-2	#3-1
		T-con		Fr	ont
A1	A2	A3	A4	A5	A6
B1	B2	В3	B4	B5	B6
# 1 -1	#1 -2	#1-3	#2-3	#2 -2	#2-1

#2-1	# 2 -2	#2-3	#1-3	#1-2	#1-1
В6	B5	B4	В3	Fr B2	ont B1
A6	A5	A4 T- C		A2	A1
#3-1	#3-2	#3-3	#4-3	#4-2	#4-1


[CN1]


Pin No	Block
1	Vo_1
2	N.C
3	B1
4	B2
5	В3
6	N.C
7	N.C
8	B4
9	B5
10	В6
11	N.C
12	Vo_1

Ver. 1.0 34 /36

APPENDIX-V

■ LC320EUH-SCA1-Source D-IC Power Sequence





- Input Signal : SOE,POL,GSP,H_CONV,OPT_N

Ver. 1.0 35 /36