

# **SPECIFICATION FOR APPROVAL**

( )	Preliminary	Specification
-----	-------------	---------------

( ● ) Final Specification

Title	42.0" WUXGA TFT LCD

BUYER	KONKA
MODEL	

SUPPLIER	LG.Display Co., Ltd.	
*MODEL	LC420DUJ	
SUFFIX	SGE1 (RoHS Verified)	

<sup>\*</sup>When you obtain standard approval, please use the above model name without suffix

	APPROVED BY	SIGNATURE DATE
_	/	
_	1	
_	/	
Р	Please return 1 copy for your	confirmation with

your signature and comments.

APPROVED BY	SIGNATURE DATE
J.T. Kim / Team Leader	12013.09.25
REVIEWED BY	1,0
Y.J. Heo / Project Leader	20/3.09.25
PREPARED BY	Park M.S 2013.09.25
M.S. Park / Engineer	2013.09.25
TV Products Developm LG. Display LCD C	

0 /43 Ver. 1.0

# **CONTENTS**

Number	ITEM	Page
	COVER	0
	CONTENTS	1
	RECORD OF REVISIONS	2
1	GENERAL DESCRIPTION	3
2	ABSOLUTE MAXIMUM RATINGS	4
3	ELECTRICAL SPECIFICATIONS	5
3-1	ELECTRICAL CHARACTERISTICS	5
3-2	INTERFACE CONNECTIONS	6
3-3	SIGNAL TIMING SPECIFICATIONS	7
3-4	LVDS SIGNAL SPECIFICATIONS	9
3-5	INTARA INTERFACE SIGNAL SPECIFICATION	12
3-6	COLOR DATA REFERENCE	13
3-7	POWER SEQUENCE	14
4	OPTICAL SPECIFICATIONS	15
5	MECHANICAL CHARACTERISTICS	19
6	MECHANICAL DIMENSION	20
6-1	BOARD ASSEMBLY DIMENSION	20
6-2	CONTROL BOARD ASSEMBLY DIMMENSION	21
7	RELIABILITY	22
8	INTERNATIONAL STANDARDS	23
8-1	SAFETY	23
8-2	ENVIRONMENT	23
9	PACKING	24
9-1	PACKING FORM	24
10	PRECAUTIONS	25
10-1	HANDLING PRECAUTIONS	25
10-2	OPERATING PRECAUTIONS	25
10-3	PROTECTION FILM	26
10-4	STORAGE PRECAUTIONS	26
10-5	PACKING PRECAUTIONS	26

Ver. 1.0 1/43

# **RECORD OF REVISIONS**


Revision No.	Revision Date	Page	Description
0.1	June, 05, 2013	-	Preliminary Specification(First Draft)
1.0	Sep, 25, 2013	-	CAS Version 1.0 Release
		-	Final Specification
		<u> </u>	
		ļ	

Ver. 1.0 2 /43

### 1. General Description

The LC420DUJ is a Color Active Matrix Liquid Crystal Display with an integral the Source PCB and Gate implanted on Panel (GIP). The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in the normally black mode. It has a 41.92 inch diagonally measured active display area with WUXGA resolution (1080 vertical by 1920 horizontal pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the luminance of the sub-pixel color is determined with a 8-bit gray scale signal for each dot. Therefore, it can present a palette of more than 16.7M(true) colors.

It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut, high color depth and fast response time are important.



### **General Features**

Active Screen Size	41.92inches(1064.77mm) diagonal
Outline Dimension	943.6(H) x 538.3 (V) x 1.4 mm(D) (Typ.)
Pixel Pitch	0.4833 mm x 0.4833 mm
Pixel Format	1920 horiz. by 1080 vert. Pixels, RGB stripe arrangement
Color Depth	8-bit, 16.7 M colors
Drive IC Data Interface	Source D-IC : 8-bit EPI, gamma reference voltage, and control signals Gate D-IC : Gate In Panel
Transmittance (With POL)	6.35%(Typ.)
Viewing Angle (CR>10)	Viewing angle free ( R/L 178 (Min.), U/D 178 (Min.))
Weight	1.5Kg (Typ.)
Display Mode	Transmissive mode, Normally black
Surface Treatment (Top)	Hard coating(3H), Anti-glare treatment of the front polarizer, Haze 1%(Typ.)

Ver. 1.0 3/43

### 2. Absolute Maximum Ratings


The following items are maximum values which, if exceeded, may cause faulty operation or permanent damage to the LCD module.

Table 1. ABSOLUTE MAXIMUM RATINGS

Para	Symbol	Va	lue	Unit	Note	
Faia	Symbol	Min	Max	Onit	Note	
Power Input Voltage	LCD Circuit	VLCD	-0.3	+14.0	VDC	1
T-Con Option Selection Voltage		VLOGIC	-0.3	+4.0	VDC	•
Operating Temperature		Тор	0	+50	°C	2.2
Storage Temperature(without packing)		Тѕт	-20	+60	°C	2,3
Panel Front Temperatur	Tsur	-	+68	°C	4	
Operating Ambient Hum	Нор	10	90	%RH	0.0	
Storage Humidity	Нѕт	5	90	%RH	2,3	

Note1. Ambient temperature condition (Ta =  $25 \pm 2$  °C)

- 2. Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be Max 39°C, and no condensation of water.
- 3. Gravity mura can be guaranteed below 40°C condition.
- 4. The maximum operating temperatures is based on the test condition that the surface temperature of display area is less than or equal to 68°C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 68°C. The range of operating temperature may be degraded in case of improper thermal management in final product design.



Ver. 1.0 4 /43

# 3. Electrical Specifications


# 3-1. Electrical Characteristics

Table 2. ELECTRICAL CHARACTERISTICS

Parameter		Symbol		Value	Unit	Note	
		Syllibol	Min	Тур	Max	Offic	Note
Circuit :							
Power Input Voltage		VLCD	10.8	12.0	13.2	VDC	
Power Input Current	Power Input Current		-	500	650	mA	1
1 ower input ourient	•	ILCD	-	700	910	mA	2
T-CON Option	Input High Voltage	V <sub>IH</sub>	1.62	-	1.98	VDC	
Selection Voltage Input Low Voltage		V <sub>IL</sub>	0	-	0.54	VDC	
Power Consumption		PLCD	-	6	7.8	Watt	1
Rush current		IRUSH	-	-	5.0	А	3

- Note 1. The specified current and power consumption are under the  $V_{LCD}$ =12.0V, Ta=25  $\pm$  2°C,  $f_{V}$ =60Hz condition, and mosaic pattern(8 x 6) is displayed and  $f_{V}$  is the frame frequency.
  - 2. The current is specified at the maximum current pattern.
  - 3. The duration of rush current is about 2ms and rising time of power input is 0.5ms (min.).
  - 4. Ripple voltage level is recommended under  $\pm 5\%$  of typical voltage

White: 255 Gray Black: 0 Gray



Mosaic Pattern(8 x 6)

Ver. 1.0 5 /43

#### 3-2. Interface Connections

This LCD module employs two kinds of interface connection, 51-pin connector is used for the module electronics.

#### 3-2-1. LCD Module

- LCD Connector(CN1): FI-RE51S-HF(manufactured by JAE) or GT05P-51S-H38(manufactured by LSM) or IS050-C51B-C39(manufactured by UJU)
- Mating Connector: FI-R51HL(JAE) or compatible

Table 3. MODULE CONNECTOR(CN1) PIN CONFIGURATION

No	Symbol	Description	No	Symbol	Description
1	NC	No Connection (Note 4)	27	NC	No connection
2	NC	No Connection (Note 4)	28	R2AN	SECOND LVDS Receiver Signal (A-)
3	NC	No Connection (Note 4)	29	R2AP	SECOND LVDS Receiver Signal (A+)
4	NC	No Connection (Note 4)	30	R2BN	SECOND LVDS Receiver Signal (B-)
5	NC	No Connection (Note 4)	31	R2BP	SECOND LVDS Receiver Signal (B+)
6	NC	No Connection (Note 4)	32	R2CN	SECOND LVDS Receiver Signal (C-)
7	LVDS Select	'H' =JEIDA , 'L' or NC = VESA	33	R2CP	SECOND LVDS Receiver Signal (C+)
8	NC	No Connection (Note 4)	34	GND	Ground
9	NC	No Connection (Note 4)	35	R2CLKN	SECOND LVDS Receiver Clock Signal(-)
10	NC	No Connection (Note 4)	36	R2CLKP	SECOND LVDS Receiver Clock Signal(+)
11	GND	Ground	37	GND	Ground
12	R1AN	FIRST LVDS Receiver Signal (A-)	38	R2DN	SECOND LVDS Receiver Signal (D-)
13	R1AP	FIRST LVDS Receiver Signal (A+)	39	R2DP	SECOND LVDS Receiver Signal (D+)
14	R1BN	FIRST LVDS Receiver Signal (B-)	40	NC	No connection
15	R1BP	FIRST LVDS Receiver Signal (B+)	41	NC	No connection
16	R1CN	FIRST LVDS Receiver Signal (C-)	42	NC or GND	No Connection or Ground
17	R1CP	FIRST LVDS Receiver Signal (C+)	43	NC or GND	No Connection or Ground
18	GND	Ground	44	GND	Ground (Note 5)
19	R1CLKN	FIRST LVDS Receiver Clock Signal(-)	45	GND	Ground
20	R1CLKP	FIRST LVDS Receiver Clock Signal(+)	46	GND	Ground
21	GND	Ground	47	NC	No connection
22	R1DN	FIRST LVDS Receiver Signal (D-)	48	VLCD	Power Supply +12.0V
23	R1DP	FIRST LVDS Receiver Signal (D+)	49	VLCD	Power Supply +12.0V
24	NC	No connection	50	VLCD	Power Supply +12.0V
25	NC	No connection	51	VLCD	Power Supply +12.0V
26	NC or GND	No Connection or Ground	-	-	-

#### Note

- 1. All GND(ground) pins should be connected together to the LCD module's metal frame.
- 2. All VLCD (power input) pins should be connected together.
- 3. All Input levels of LVDS signals are based on the EIA 644 Standard.
- 4. #1~#6 & #8~#10 NC (No Connection): These pins are used only for LGD (Do not connect)
- 5. Specific pin No. **#44** is used for "No signal detection" of system signal interface. It should be GND for NSB(No Signal Black) during the system interface signal is not. If this pin is "H", LCD Module displays AGP(Auto Generation Pattern).

Ver. 1.0 6 /43

### 3-3. Signal Timing Specifications

Table 4 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal timings should be satisfied with the following specification for normal operation.

Table 4. TIMING TABLE for NTSC & PAL(DE Only Mode)


ITE	М	Symbol	Min	Тур	Max	Unit	notes
	Display Period	tHV	960	960	960	tCLK	1920 / 2
Horizontal	Blank	tнв	100	140	240	tCLK	1
	Total	tHP	1060	1100	1200	tCLK	
	Display Period	tvv	1080	1080	1080	Lines	
Vertical	Blank	tvB	20	45	300	Lines	1
	Total	tvp	1100	1125	1380	Lines	

ITE	М	Symbol	Min	Тур	Max	Unit	notes
	DCLK	fclk	60.00	74.25	78.00	MHz	
Frequency	Horizontal	fн	57.3	67.5	70	KHz	2
	Vertical	fv	47	60	63	Hz	2

- notes: 1. The input of HSYNC & VSYNC signal does not have an effect on normal operation (DE Only Mode). If you use spread spectrum of EMI, add some additional clock to minimum value for clock margin.
  - 2. The performance of the electro-optical characteristics may be influenced by variance of the vertical refresh rate and the horizontal frequency
  - 3. Spread Spectrum Rate (SSR) for 50KHz ~ 100kHz Modulation Frequency(FMOD) is calculated by (7 0.06\*Fmod), where Modulation Frequency (FMOD) unit is KHz. LVDS Receiver Spread spectrum Clock is defined as below figure

※ Timing should be set based on clock frequency.

Ver. 1.0 7 /43




- ※ Please pay attention to the followings when you set Spread Spectrum Rate(SSR) and Modulation Frequency(FMOD)
- 1. Please set proper Spread Spectrum Rate(SSR) and Modulation Frequency (FMOD) of TV system LVDS output.
- 2. Please check FOS after you set Spread Spectrum Rate(SSR) and Modulation Frequency(FMOD) to avoid abnormal display. Especially, harmonic noise can appear when you use Spread Spectrum under FMOD 30 KHz.

Ver. 1.0 8 /43

# 3-4. LVDS Signal Specification


# 3-4-1. LVDS Input Signal Timing Diagram



Ver. 1.0 9 /43


### 3-4-2. LVDS Input Signal Characteristics

# 1) DC Specification



Description	Symbol	Min	Max	Unit	notes
LVDS Common mode Voltage	$V_{CM}$	1.0	1.5	V	-
LVDS Input Voltage Range	V <sub>IN</sub>	0.7	1.8	V	-
Change in common mode Voltage	ΔVCM	-	250	mV	-

# 2) AC Specification




Description	Symbol	Min	Max	Unit	notes
LVDC Differential Voltage	$V_{TH}$	100	600	mV	Tested with Differential Probe
LVDS Differential Voltage	$V_{TL}$	-600	-100	mV	2
LVDS Clock to Data Skew	t <sub>SKEW</sub>	-	(0.25*T <sub>clk</sub> )/7	ps	-
Effective time of LVDS	t <sub>eff</sub>	±360	-	ps	-
LVDS Clock to Clock Skew (Even to Odd)	t <sub>SKEW_EO</sub>	-	1/7* T <sub>clk</sub>	ps	-

### notes 1. All Input levels of LVDS signals are based on the EIA 644 Standard.

2. LVDS Differential Voltage is defined within  $t_{\rm eff}$ 

Ver. 1.0 10 /43



Ver. 1.0 11 /43


<sup>\*</sup> This accumulated waveform is tested with differential probe


# 3-5. Intra interface Signal Specification

# 3-5-1. EPI Signal Specification


**Table 5. ELECTRICAL CHARACTERISTICS** 

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit	notes
Logic & EPI Power Voltage	VCC	-	1.62	1.8	1.98	VDC	
EPI input common voltage	VCM	LVDS Type	0.8	VCC/2	1.3	V	
EPI input differential voltage	Vdiff	-	150	-	500	mV	
EPI Input eye diagram	Veye	-	90	-	-	mV	
Effective Veye width time	B1&B2		0.25	-	-	UI	





**EPI Differential signal characteristics** 



**Eye Pattern of EPI Input** 

\*Source PCB




FIG. 3 Measure point

### 3-6. Color Data Reference

The brightness of each primary color(red,green,blue) is based on the 8bit gray scale data input for the color. The higher binary input, the brighter the color. Table 6 provides a reference for color versus data input.

Table 6. COLOR DATA REFERENCE

											I	npu	t Co	lor [	Data										
	Color				RE	ΕD							GRI	EEN	l						BL	UE			
	00101	MS								MS							SB								SB
		R	7 R6	6 R5	R4	R3	R2 F	R1 R	0	G	7 G6	G5	G4	G3	G2	G1 (	30	В	7 B	6 B5	B4	В3	B2 I	31 E	30
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED (000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RED																									
	RED (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
GREEN																									
	GREEN (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE (000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE (001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
BLUE																									
	BLUE (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

### 3-7. Power Sequence

### 3-6-1. LCD Driving circuit




Table 7. POWER SEQUENCE

Dovementor		l lmit	Netes			
Parameter	Min	Тур Мах		Unit	Notes	
T1	0.5	-	20	ms	1	
T2	0	-	-	ms	2	
Т3	400	-	-	ms	3	
T4	100	-	-	ms	3	
T5	1.0	-	-	s	4	
T6	0	-	T2	ms	5	
T7	0	-	-	ms	6	

#### Note:

- 1. Even though T1 is over the specified value, there is no problem if I2T spec of fuse is satisfied.
- 2. If T2 is satisfied with specification after removing LVDS Cable, there is no problem.
- 3. The T3 / T4 is recommended value, the case when failed to meet a minimum specification, abnormal display would be shown. There is no reliability problem.
- 4. T5 should be measured after the Module has been fully discharged between power off and on period.
- 5. If the on time of signals (Interface signal and user control signals) precedes the on time of Power (V<sub>LCD</sub>), it will be happened abnormal display. When T6 is NC status, T6 doesn't need to be measured.
- 6. It is recommendation specification that T7 has to be 0ms as a minimum value.
- \* Please avoid floating state of interface signal at invalid period.
- \* When the power supply for LCD (VLCD) is off, be sure to pull down the valid and invalid data to 0V.

# 4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable in a dark environment at  $25\pm2^{\circ}$ C. The values are specified at 50cm from the LCD surface at a viewing angle of  $\Phi$  and  $\theta$  equal to 0 °. FIG. 1 shows additional information concerning the measurement equipment and method.




FIG. 1 Optical Characteristic Measurement Equipment and Method

 $Ta=25\pm2^{\circ}C$ ,  $V_{LCD}=12.0V$ , fV=60Hz, Dclk=74.25MHz,

Back Light: LGD B/L

**Table 8. OPTICAL CHARACTERISTICS** 

Down		Comple of		Value		l lmit	Note	
Para	ameter	Symbol	Min	Тур	Max	Unit	Note	
Contrast Ratio		CR	840	1200	-		1	
Doonongo Timo	Variation	G to G $_{\sigma}$		6	9		5	
Response Time	Gray to Gray (BW)	G to G вw		8	12	ms	4	
	RED	Rx		0.650				
	KED	Ry	1	0.334				
Color Coordinates [CIE1931]	ODEEN	Gx	Тур	0.309	Typ +0.03			
	GREEN	Gy	-0.03	0.585				
	DILLE	Bx		0.150				
	BLUE	Ву	[	0.058				
Viewing Angle (CF	R>10)							
x axi	s, right(φ=0°)	θr	89	-	-	ĺ		
x axi	s, left (φ=180°)	θΙ	89	-	-	ĺ.		
l .	s, up (φ=90°)	θu	89	-	-	degree	6	
y axi	s, down (φ=270°)	θd	89	-	-			
Gray Scale			-	-	-		7	

Ver. 1.0 15/43

Note: 1. Contrast Ratio(CR) is defined mathematically as:

CR(Contrast Ratio) = Maximum CRn (n=1, 2, 3, 4, 5)

Surface Luminance at position n with all white pixels CRn =

Surface Luminance at position n with all black pixels

- n =the Position number(1, 2, 3, 4, 5). For more information, see FIG 2. 2. Response time is the time required for the display to transit from any gray to white (Rise Time,  $Tr_R$ ) and from any gray to black (Decay time, Tr<sub>D</sub>). For additional information see the FIG. 3.
  - ※ G to G<sub>RW</sub> Spec stands for average value of all measured points.

Photo Detector: RD-80S / Field: 2°

3. G to G<sub>g</sub> is Variation of Gray to Gray response time composing a picture

- 4. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD module surface. For more information, see the FIG. 4.
- 5. Gray scale specification Gamma Value is approximately 2.2. For more information, see the Table 9.

Table 9. GRAY SCALE SPECIFICATION

Gray Level	Luminance [%] (Typ)
LO	0.07
L15	0.27
L31	1.04
L47	2.49
L63	4.68
L79	7.66
L95	11.5
L111	16.1
L127	21.6
L143	28.1
L159	35.4
L175	43.7
L191	53.0
L207	63.2
L223	74.5
L239	86.7
L255	100

### Measuring point for Contrast Ratio




FIG. 2 5 Points for Contrast Ratio

Response time is defined as the following figure and shall be measured by switching the input signal for "Gray(N)" and "Black or White".




FIG. 3 Response Time

Ver. 1.0 17 /43

# Dimension of viewing angle range




FIG. 4 Viewing Angle

Ver. 1.0 18 /43

# 5. Mechanical Characteristics

Table 10 provides general mechanical characteristics.


**Table 10. MECHANICAL CHARACTERISTICS** 

Item	Value				
	Horizontal	943.6mm			
Outline Dimension (Only Glass)	Vertical	538.3mm			
(c, c.a.c.,	Thickness	1.4 mm			
Astina Disalan Assa	Horizontal	927.936mm			
Active Display Area	Vertical	521.964mm			
Weight	1.5kg(typ)				
Surface Treatment	Hard coating(3H) Anti-glare treatment of the front polarizer : Haze 1%(Typ.)				

Note: Please refer to a mechanical drawing in terms of tolerance at the next page.


Ver. 1.0 19 /43

# 6-1. Board Assembly Dimension





Ver. 1.0 20 /43

# 6-2. Control Board Assembly Dimension



1. This drawing describes the necessary dinension in Control board to assembly #th customer's backlight system 2. The specified dinension and its tolerances can be changeable, and hence values are used for reference only.





Ver. 1.0 21 /43

# 7. Reliability

**Table 11. ENVIRONMENT TEST CONDITION** 

No.	Test Item	Condition
1	High temperature storage test	Ta= 60°C 90% 240h
2	Low temperature storage test	Ta= -20°C 240h
3	High temperature operation test	Ta= 50°C 50%RH 500h
4	Low temperature operation test	Ta= 0°C 500h
5	Humidity condition Operation	Ta= 40 °C ,90%RH
6	Altitude operating storage / shipment	0 - 16,400 ft 0 - 40,000 ft

Note: Before and after Reliability test, LCM should be operated with normal function.

Ver. 1.0 22 /43

### 8. International Standards

### 8-1. Safety

- a) UL 60065, Underwriters Laboratories Inc.
   Audio, Video and Similar Electronic Apparatus Safety Requirements.
- b) CAN/CSA C22.2 No.60065:03, Canadian Standards Association.

  Audio, Video and Similar Electronic Apparatus Safety Requirements.
- c) IEC 60065, The International Electrotechnical Commission (IEC).

  Audio, Video and Similar Electronic Apparatus Safety Requirements.

### 8-2. Environment

a) RoHS, Directive 2011/65/EU of the European Parliament and of the council of 8 June 2011

Ver. 1.0 23 /43

# 9. Packing

# 9-1. Packing Form

a) Package quantity in one Pallet: 105ea

b) Pallet Size :1140 mm(L) X 740 mm(W) X 1090 mm(H)

Ver. 1.0 24 /43

#### 10. Precautions

Please pay attention to the followings when you use this TFT LCD module.

### 10-1. Handling Precautions

- (1) Please attach the surface transparent protective film to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (2) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (3) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment.

  Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (4) After removing the protective film, when the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzine.
  - Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (5) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (6) Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly. Panel ground path should be connected to metal ground.
- (7) Please make sure to avoid external forces applied to the Source PCB and D-IC during the process of handling or assembling the TV set. If not, It causes panel damage or malfunction.
- (8) Panel and BLU should be protected from the static electricity. If not, it causes IC damage.
- (9) Do not pull or fold the source D-IC which connect the source PCB and the panel.
- (10) Panel(board ass'y) should be put on the BLU structure precisely to avoid mechanical impact.
- (11) FFC Cable should be connected between System board and Source PCB correctly.
- (12) Mechanical structure for backlight system should be designed for sustaining board ass'y safely.
- (13) Surface temperature of the Source D-IC should be controlled under 100 ℃ with TV Set status. If not, problems such as IC damage or decrease of lifetime could occur.

# 10-2. Operating Precautions


- (1) Response time depends on the temperature.(In lower temperature, it becomes longer.)
- (2) Brightness depends on the temperature. (In lower temperature, it becomes lower.)

  And in lower temperature, Stable time(required time that brightness is stable after turned on) becomes longer
- (3) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (4) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (5) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.

Ver. 1.0 25 /43

### 10-3. Protection Film

- (1) Please keep attaching the protection film before assembly.
- (2) Please peel off the protection film slowly.
- (3) Please peel off the protection film just like shown in the Fig.1
- (4) Ionized air should be blown over during the peeling.
- (5) Source PCB should be connected to the ground when peel off the protection film.
- (6) The protection film should not be contacted to the source D-IC during peeling it off.



< Fig. 1 >

### 10-4. Storage Precautions

When storing modules as spares for a long time, the following precautions are necessary.

(1) Temperature :  $5 \sim 40 ^{\circ}$ C (2) Humidity :  $35 \sim 75 ^{\circ}$ RH

(3) Period: 6 months

- (4) Control of ventilation and temperature is necessary.
- (5) Please make sure to protect the product from strong light exposure, water or moisture. Be careful for condensation.
- (6) Please keep the modules at a circumstance shown below Fig. 2




# 10-5. Packing Precautions


Product assembled into module should be stored in the Al-bag(cover case).


Ver. 1.0 26 /43


# # APPENDIX-I-1


# ■ Pallet Ass'y













No.	Description	Material			
(a)	Pallet	Plywood			
<b>(b)</b>	Carton Plate	Single Wall			
©	PE Sheet	Carbon			
<b>(d)</b>	Top Packing	EPS			
Θ	Bottom Packing	EPS			
(f)	Angle Packing	Single Wall			
9	Tape	OPP			
h	Band	PP			
(i)	Clip	Steel			
9	Wrap	L-LDPE			

Ver. 1.0 27 /43


### # APPENDIX-I-2

# ■ Control PCB Packing Ass'y

a) Control PCB Qty / Box : 80 pcs

b) Tray Qty / Box : 9Tray(Upper Tray Is empty)

c) Tray Size : 466 X 353 X 16 d) Box size : 468 X 355 X 110




NO.	DESCRIPTION	MATERIAL
1	PCB Packing A,ssy	-
2	Tray	PET
3	Box	SWR4

Ver. 1.0 28 /43

# # APPENDIX- II-1

# ■ Serial Label




Ver. 1.0 29 /43

### # APPENDIX- II-2

### ■ Box Label




### ■ Pallet Label



Ver. 1.0 30 /43

#### # APPENDIX- III-1

■ Required signal assignment for Flat Link (Thine: THC63LVD103) Transmitter(Pin7= "L" or "NC")




Note: 1. The LCD module uses a 100  $Ohm[\Omega]$  resistor between positive and negative lines of each receiver input.

- 2. Refer to LVDS Transmitter Data Sheet for detail descriptions. (THC63LVD103 or Compatible)
- 3. '7' means MSB and '0' means LSB at R,G,B pixel data.

Ver. 1.0 31 /43

#### # APPENDIX- III-2

■ Required signal assignment for Flat Link (Thine : THC63LVD103) Transmitter(Pin7= "H")



Note :1. The LCD module uses a 100  $Ohm[\Omega]$  resistor between positive and negative lines of each receiver input.


- 2. Refer to LVDS Transmitter Data Sheet for detail descriptions. (THC63LVD103 or Compatible)
- 3. '7' means MSB and '0' means LSB at R,G,B pixel data.

Ver. 1.0 32 /43


#### # APPENDIX- IV

# ■ LVDS Data-Mapping Information (8 Bit )

### 1) LVDS Select: "H" Data-Mapping (JEIDA format)



### 2) LVDS Select: "L" Data-Mapping (VESA format)




Ver. 1.0 33 /43

### # APPENDIX- V

# ■ Option Pin Circuit Block Diagram

1) Circuit Block Diagram of LVDS Format Selection pin




Ver. 1.0 34 /43

# # APPENDIX-VI-1

# ■ Flicker Adjustment

Parameter Unit		Min	Тур	Max	Note
Inversion Method -		H2-Dot Inversion			
Adjust Pattern / Gray Level	-	G H2Dot Full Flicker / 127Gray		60Hz	
Position	-	Center			
Voltage range	V	6.20	6.50	6.80	



Ver. 1.0 35 /43

### # APPENDIX-VI-2

# **Vcom Adjustment**

### **MODULE 51 Pin CNT(CN1) PIN CONFIGURATION**

Pin No	Description	Note
1~3	NC	
4	SDA	
5	SCL	
6~51	-	

LC420DUJ-SGE1 Control PCB Assembly uses TI PWM IC(TPS65175). PWM IC (Slave) Address is 40h (01000000), Vcom Register address is 0x15, 0x16

If you need detailed information, Please refer to TI PWM IC(TPS65175) Data Sheet or contact with TI company.

Ver. 1.0 36 /43


### # APPENDIX-VIII


# ■ The reference method of BL dimming


It is recommended to use synchronous V-sync frequency to prevent waterfall (Vsync  $^*$  2 =P-Dim Frequency)

Ver. 1.0 37 /43

### # APPENDIX-IX







#### - Material List

Adhesive - left	Adhesive - right
	#0.3 mm Max

#### MATERIAL LIST REFERENCE APPLICATION CONDUCTOR MATERIAL 99.99% COPPER GOLD PLATED COPPER WIRE - THICKNESS: GOLD PLATED WIDTH: +0.04 -0.0 10 MORE THAN TENSION : (KGF) 0.2 MORE THAN GOLD THICKNESS: 0.05 µm 1 \*MAKER : DOSOL POLYESTER FILM (PET/PET) BASE FILM 500M POLYESTER HOTMELT UNIT : ROLL ADHESIVE : 0.035 mm MAKER : 0.060 mm COSMOAMT/ SHINCHANG HOTMELT B. SUPPORTING TAPE POLYESTER FILM . POLYESTER BASE FILM: 0.188 mn POLYESTER HOTMELT ADHESIVE MAKER

### Note

- Layer : Single Side

- Pad : GOLD Plating

- #  $\geq$  Cpk 1.0

 $- ## \ge Cpk 1.33$ 

- Stiffener color : Sky Blue (Silicone Tape color : Brown)

- H-F

- Dimensions unit: mm