



Global LCD Panel Exchange Center

LC470WUH

# **Engineering Specification**

# **LCM ENGINEERING SPECIFICATION**

*MODEL	LC470WUH		
SUFFIX	RDP1		
Update	Jan. 12, 2011		

**Preliminary Specification** 

**Final Specification** 





# Engineering Specification

# **CONTENTS**

Number	ITEM	Page
	COVER	1
	CONTENTS	2
	RECORD OF REVISIONS	3
1	GENERAL DESCRIPTION	4
2	ABSOLUTE MAXIMUM RATINGS	5
3	ELECTRICAL SPECIFICATIONS	6
3-1	ELECTRICAL CHARACTERISTICS	6
3-2	INTERFACE CONNECTIONS	11
3-3	SIGNAL TIMING SPECIFICATIONS	14
3-4	DATA MAPPING AND TIMING	17
3-5	PANEL PIXEL STRUCTURE	18
3-6	POWER SEQUENCE	19
4	OPTICAL SPECIFICATIONS	20
5	MECHANICAL CHARACTERISTICS	26
6	RELIABILITY	29
7	INTERNATIONAL STANDARDS	30
7-1	SAFETY	30
7-2	ENVIRONMENT	30
8	PACKING	29
8-1	Information of LCM Label	29
9	PRECAUTIONS	31
9-1	MOUNTING PRECAUTIONS	31
9-2	OPERATING PRECAUTIONS	31
9-3	ELECTROSTATIC DISCHARGE CONTROL	32
9-4	PRECAUTIONS FOR STRONG LIGHT EXPOSURE	32
9-5	STORAGE	32
9-6	HANDLING PRECAUTIONS FOR PROTECTION FILM	32
9-7	Operating Condition guide-3D	32

Ver. 0.3 2/ 35





# Engineering Specification

# **RECORD OF REVISIONS**

			SILD OF INEVIOLOTO
Revision No.	Revision Date	Page	Description
0.1	Nov. 23, 2010	-	-Final Specification (First Draft)
0.2	Jan, 11,2011	5	-Updated the Note: The storage test condition and the operating test condition
		6	-Updated Table 2. ELECTRICAL CHARACTERISTICS
		20	-Updated Table 8. OPTICAL CHARACTERISTICS
		26	-Updated Mechanical Characteristics
0.3	Jan. 12. 2011	20	-Updated Table 8. OPTICAL CHARACTERISTICS - 3D Crosstalk Value

Ver. 0.3 3/ 35






### **Engineering Specification**

### 1. General Description

The LC470WUH is a Color Active Matrix Liquid Crystal Display with an integral External Electrode Fluorescent Lamp(EEFL) backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in the normally black mode. It has a 46.96 inch diagonally measured active display area with WUXGA resolution (1080 vertical by 1920 horizontal pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the luminance of the sub-pixel color is determined with a 8-bit gray scale signal for each dot. Therefore, it can present a palette of more than 16.7M(true) colors.

It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut, high color depth and fast response time are important.



#### **General Features**

Active Screen Size	46.96 inches(1192.87mm) diagonal
Outline Dimension	1096.0x640x40.0 [mm](Typ.)
Pixel Pitch	0.5415 mm x 0.5415 mm
Pixel Format	1920 horiz. by 1080 vert. Pixels, RGB stripe arrangement
Color Depth	8-bit, 16.7 M colors (※ 1.06B colors @ 10 bit (D) System Output )
Drive IC Data Interface	Source D-IC : 8-bit mini-LVDS, gamma reference voltage, and control signals  Gate D-IC : Gate In Panel
Luminance, White	420 cd/m² (Center 1point ,Typ.)
Viewing Angle (CR>10)	Viewing angle free ( R/L 178 (Min.), U/D 178 (Min.))
Power Consumption	Total 203.1W (Typ.) (Logic=8.1( W with T-CON, Backlight=195W @ with Inverter I out duty 100%)
Weight	12.3Kg (Typ.)
Display Mode	Transmissive mode, Normally black
Surface Treatment	Hard coating(3H), Anti-glare treatment of the front polarizer (Haze 10%)

Ver. 0.3 4/ 35





Global LCD Panel Exchange Center

LC470WUH

### **Engineering Specification**

# 2. Absolute Maximum Ratings


The following items are maximum values which, if exceeded, may cause faulty operation or damage to the LCD module.

Table 1. ABSOLUTE MAXIMUM RATINGS

D	0	Va	lue	11 14	
Parameter	Symbol	Min	Max	Unit	Note
Logic Power Voltage	VCC	-0.5	+4.0	VDC	
Gate High Voltage	VGH	+18.0	+30.0	VDC	
Gate Low Voltage	VGL	-8.0	-4.0	VDC	
Source D-IC Analog Voltage	VDD	-0.3	+18.0	VDC	1
Gamma Ref. Voltage (Upper)	VGMH	½VDD-0.5	VDD+0.5	VDC	
Gamma Ref. Voltage (Low)	VGML	-0.3	½ VDD+0.5	VDC	
BL Operating Input Voltage (One Side)	VBL	600	1300	VRMS	
Panel Front Temperature	Tsur	-	+68	°C	4
Operating Temperature	Тор	0	+50	°C	
Storage Temperature	Тѕт	-20	+60	°C	
Operating Ambient Humidity	Нор	10	90	%RH	2,3
Storage Humidity	Нѕт	10	90	%RH	

Note:

- 1. Ambient temperature condition (Ta =  $25 \pm 2$  °C)
- 2. Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be Max 39 °C and no condensation of water.
- 3. Gravity mura can be guaranteed below 40 °C condition.
- 4. The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 68 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 68 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- 5. The storage test condition:-20 $^{\circ}$  temperature/90% humidity to 60 $^{\circ}$  temperature/40% humidity; the operating test condition: 0 ℃ temperature/90% humidity to 50 ℃ temperature/60% humidity.



Ver. 0.3

5/35





# Engineering Specification

# 3. Electrical Specifications

#### 3-1. Electrical Characteristics

It requires several power inputs. The VCC is the basic power of LCD Driving power sequence, Which is used to logic power voltage of Source D-IC and GIP.

Table 2. ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit	Note
Logic Power Voltage	VCC	-	3.0	3.3	3.6	VDC	
Logic High Level Input Voltage	VIH		2.7		VCC	VDC	
Logic Low Level Input Voltage	VIL		0		0.6	VDC	
Source D-IC Analog Voltage	VDD	-	15.3	15.5	15.7	VDC	
Half Source D-IC Analog Voltage	H_VDD	-	7.6	7.8	8.0	VDC	
Gamma Reference Voltage	$V_{GMH}$	(GMA1 ~ GMA9)	½*VDD		VDD-0.2		
Gaillilla Reference voltage	$V_{GML}$	(GMA10 ~ GMA18)	0.2		½*VDD		
Common Voltage	Vcom	-	6.75	6.95	7.15	V	
Mini-LVDS Clock frequency	CLK	3.0V≤VCC ≤3.6V			312	MHz	
mini-LVDS input Voltage	VIB		0.7 + (\( \( \D \( \) \)		(VCC-1.2)	V	
(Center)	VIB		0.7 + (VID/2)		- VID / 2	V	
mini-LVDS input Voltage Distortion (Center)	ΔVIB	Mini-LVDS Clock			0.8	V	_
mini-LVDS differential	.,	and Data				.,	5
Voltage range	VID		200		800	mV	
mini-LVDS differential							
Voltage range Dip	$\Delta V$ ID		25		800	mV	
Gate High Voltage	VGH	@ 25℃	TYP-300mv	28	TYP+300mv	VDC	
Odic riigir voltage	VOIT	@0℃	TYP-300mv	29	TYP+300mv	VDC	
Gate Low Voltage	VGL		-5.2	-5.0	-4.8	VDC	
GIP Bi-Scan Voltage	VGI_P VGI_N	-	VGL	-	VGH	VDC	
GIP Refresh Voltage	VGH even/odd	-	VGL	-	VGH	V	
GIP Start Pulse Voltage	VST	-	VGL	-	VGH	V	
GIP Operating Clock	GCLK	-	VGL	-	VGH	V	
Total Power Current	ILCD	-	525	670	870	mA	2
Total Power Consumption	PLcd	-		8.1	10.5	Watt	2

- Note: 1. The specified current and power consumption are under the VLcD=12V.,  $25 \pm 2^{\circ}$ C,  $f_V$ =120Hz condition whereas mosaic pattern(8 x 6) is displayed and  $f_V$  is the frame frequency.
  - 2. The above spec is based on the basic model.
  - 3. All of the typical gate voltage should be controlled within 1% voltage level
  - 4. Ripple voltage level is recommended under 10%
  - 5. In case of mini-LVDS signal spec, refer to Fig 2 for the more detail.
  - 6. Logic level Input Signal: SOE, POL, GSP, H\_CONV, OPT\_N
  - 7. HVDD Voltage level is half of VDD and it should be between Gamma9 and Gamma10

Ver. 0.3 6/ 35



Global LCD Panel Exchange Center

LC470WUH

# Engineering Specification




FIG. 1 Gate Output Wave form without GPM and with GPM




FIG. 2 Description of VID, ∆VIB, ∆VID

#### \* Source PCB




FIG. 3 Measure point

Ver. 0.3 7/ 35





# Engineering Specification

### Table 3. ELECTRICAL CHARACTERISTICS (Continue)

Parameter	Symbol			Unit	Note	
Farameter	Symbol	Min	Тур	Max	Unit	Note
Backlight Assembly :						
Operating Voltage (one side,fBL=45KHz, IBL=136 mA <sub>RMS</sub> )	VBL	-	1020	-	$V_{RMS}$	1, 2
Operating Current (one side)	IBL	-	160	-	mA <sub>RMS</sub>	1
Striking Voltage @ 0 ℃ (Open Lamp Voltage @ one side)	Vopen	-	-	1175	$V_{RMS}$	1, 3
Operating Frequency	fBL	43	45	47	kHz	4
Striking Time	S TIME	1.5	-	-	sec	3
Power Consumption	PBL	-	195	-	Watt	6
Burst Dimming Duty	{a/T} * 100	20		100	%	9
Burst Dimming Frequency	1/T	95		182	Hz	9

Parameter	Symbol Values			Unit	Note	
r drameter	Cymbol	Min	Тур	Max	Oille	Note
Lamp : (APPENDIX-V)						
Lamp Voltage (one side)	VLAMP		1060		$V_{RMS}$	1, 2
Lamp Current (one side)	ILAMP	3	8	9	$mA_RMS$	1
Discharge Stabilization Time	Ts	-	-	3	Min	1, 5
Lamp Frequency	f LAMP	43	45	47	KHz	
Established Starting Voltage @ 0 ℃	Vs			1175	$V_{RMS}$	1, 3
Life Time		50,000	60,000		Hrs	7

Note The design of the inverter must have specifications for the lamp in LCD Assembly.

The electrical characteristics of inverter are based on High-High Driving type.

The performance of the lamps in LCM, for example life time or brightness, is extremely influenced by the characteristics of the DC-AC inverter. So, all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.

When you design or order the inverter, please make sure unwanted lighting caused by the mismatch of the lamp and the inverter (no lighting, flicker, etc) has never been occurred. When you confirm it, the LCD–Assembly should be operated in the same condition as installed in your instrument.

Do not attach a conductive tape to lamp connecting wire.


If you attach conductive tape to the lamp wire, not only luminance level can be lower than typical one but also inverter operate abnormally on account of leakage current which is generated between lamp wire and conductive tape.


- 1. Specified values are defined for a Backlight Assembly. (IBL: 20 lamp, 8.0mA/Lamp)
- 2. Operating voltage is measured at  $25 \pm 2^{\circ}$ C(after 2hr.aging). The variance range for operating voltage is  $\pm$  10%.

Ver. 0.3



# **Engineering Specification**





Vs = (Vpk-pk) / [2\*root(2)]

- 3. The Striking Voltage (Open Lamp Voltage) [Vopen] should be applied to the lamps more than Striking time (S TIME) for start-up. Inverter Striking Voltage must be more than Established Starting Voltage of lamp. Otherwise, the lamps may not be turned on. The used lamp current is typical value. When the Striking Frequency is higher than the Operating Frequency, the parasitic capacitance can cause inverter shut down, therefore It is recommended to check it.
- 4. Lamp frequency may produce interference with horizontal synchronous frequency. As a result this may cause beat on the display. Therefore, lamp frequency shall be away as much as possible from the horizontal synchronous frequency and its harmonics range in order to prevent interference. There is no reliability problem of lamp, if the operation frequency is typ  $\pm$  5KHz. But it should be applied in less than ABSOLUTE MAXIMUM RATINGS max voltage
- 5. The brightness of the lamp after lighted for 5minutes is defined as 100%. T<sub>S</sub> is the time required for the brightness of the center of the lamp to be not less than 95% at typical current.


The screen of LCD module may be partially dark by the time the brightness of lamp is stable after turn on.


- 6. Maximum level of power consumption is measured at initial turn on. Typical level of power consumption is measured after 2hrs aging at  $25 \pm 2^{\circ}$ C.
- 7. The life time is determined as the time at which brightness of the lamp is 50% compared to that of initial value at the typical lamp current on condition of continuous operating at  $25 \pm 2^{\circ}$ C, based on duty 100%.
- 8. The output of the inverter must have symmetrical (negative and positive) voltage and current waveform (Unsymmetrical ratio is less than 10%). Please do not use the inverter which has not only unsymmetrical voltage and current but also spike wave.

Requirements for a system inverter design, which is intended to achieve better display performance, power efficiency and more reliable lamp characteristics.

It can help increase the lamp lifetime and reduce leakage current.

- a. The asymmetry rate of the inverter waveform should be less than 10%.
- b. The distortion rate of the waveform should be within  $\sqrt{2 \pm 10\%}$ .
- \* Inverter output waveform had better be more similar to ideal sine wave.










# Engineering Specification

9. The reference method of burst dimming duty ratio.

It is recommended to use synchronous V-sync frequency to prevent waterfall (Vsync x 1 =Burst Frequency)

Though PWM frequency is over 182Hz (max252Hz), function of backlight is not affected.



- \* We recommend not to be much different between PWM duty and lout duty .
- Dimming current output rising and falling time may produce humming and inverter trans' sound noise.
- Burst dimming duty should be 100% for more than 1second after turn on.
- ※ Equipment

Oscilloscope :TDS3054B(Tektronix) Current Probe : P6022 AC (Tektronix) High Voltage Probe: P5100(Tektronix)

- 10. The Cable between the backlight connector and its inverter power supply should be connected directly with a minimized length. The longer cable between the backlight and the inverter may cause the lower luminance of lamp and may require more higher starting voltage (Vs).
- 11. The operating current must be measured as near as backlight assembly input.
- 12. The operating current unbalance between left and right must be under 10% of Typical current | Left(Master) current Right(Slave) Current | < 10% of typical current

Ver. 0.3





### **Engineering Specification**

### 3-2. Interface Connections

This LCD module employs two kinds of interface connection, two 60-pin FFC connector are used for the module electronics and two 3-pin Balance PCB connectors are used for the integral backlight system.

### 3-2-1. LCD Module

-LCD Connector (CN1): TF06L-60S-0.5SF (Manufactured by HRS)

Table 4-1. MODULE CONNECTOR(CN1) PIN CONFIGURATION

No   Symbo	Ground UT LTD OUTPUT 1 GIP GATE Clo 2 GIP GATE Clo 3 GIP GATE Clo 4 GIP GATE Clo	ock 2	31 32 33 34 35	Symbol  LLV3 -  LLV3 +  LCLK -  LCLK +	Description  Left Mini LVDS Receiver Signal(3-)  Left Mini LVDS Receiver Signal(3+)  Left Mini LVDS Receiver Clock Signal(-)
2 LTD_OL 3 GCLK 4 GCLK 5 GCLK 6 GCLK 7 GCLK 8 GCLK 9 VGI_N 10 VGI_P 11 VGH_OL 12 VGH_EV 13 VGL 14 VST 15 GND 16 VCOM_L 17 VCOM 18 GND 19 VDD 20 VDD 21 H_VDL 22 H_VDL 23 GND 24 VCC	LTD OUTPUT GIP GATE Clo GIP GATE Clo GIP GATE Clo GIP GATE Clo	ock 2	32 33 34	LLV3 + LCLK -	Left Mini LVDS Receiver Signal(3+) Left Mini LVDS Receiver Clock Signal(-)
3 GCLK' 4 GCLK' 5 GCLK' 6 GCLK' 7 GCLK' 8 GCLK' 9 VGLN 10 VGLP 11 VGH_OI 12 VGH_EV 13 VGL 14 VST 15 GND 16 VCOM_L 17 VCOM 18 GND 19 VDD 20 VDD 21 H_VDI 22 H_VDI 23 GND 24 VCC	GIP GATE Clo GIP GATE Clo GIP GATE Clo GIP GATE Clo	ock 2	33	LCLK -	Left Mini LVDS Receiver Clock Signal(-)
4 GCLK2 5 GCLK3 6 GCLK4 7 GCLK8 8 GCLK6 9 VGI_N 10 VGI_P 11 VGH_OD 12 VGH_EV 13 VGL 14 VST 15 GND 16 VCOM_L 17 VCOM_ 18 GND 20 VDD 21 H_VDD 22 H_VDD 23 GND 24 VCC	2 GIP GATE Clo 3 GIP GATE Clo 4 GIP GATE Clo	ock 2	34		5 (7
5 GCLK: 6 GCLK: 7 GCLK: 8 GCLK: 9 VGI_N 10 VGI_P 11 VGH_OI 12 VGH_EV 13 VGL 14 VST 15 GND 16 VCOM_L 17 VCOM 18 GND 19 VDD 20 VDD 21 H_VDI 22 H_VDI 23 GND 24 VCC	GIP GATE Clo	ock 3		LCLK +	
6 GCLK4 7 GCLK4 8 GCLK6 9 VGI_N 10 VGI_P 11 VGH_OI 12 VGH_EV 13 VGL 14 VST 15 GND 16 VCOM_L 17 VCOM_ 18 GND 19 VDD 20 VDD 21 H_VDI 22 H_VDI 23 GND 24 VCC	4 GIP GATE Clo		35		Left Mini LVDS Receiver Clock Signal(+)
7 GCLKS 8 GCLKS 9 VGI_N 10 VGI_P 11 VGH_OD 12 VGH_EV 13 VGL 14 VST 15 GND 16 VCOM_L 17 VCOM_ 18 GND 20 VDD 21 H_VDD 22 H_VDD 23 GND 24 VCC		ock 4	33	LLV2 -	Left Mini LVDS Receiver Signal(2-)
8 GCLK6 9 VGI_N 10 VGI_F 11 VGH_OI 12 VGH_EV 13 VGL 14 VST 15 GND 16 VCOM_L 17 VCOM 18 GND 19 VDD 20 VDD 21 H_VDI 22 H_VDI 23 GND 24 VCC	5 GIP GATE Clo		36	LLV2 +	Left Mini LVDS Receiver Signal(2+)
9 VGI_N 10 VGI_P 11 VGH_OI 12 VGH_EV 13 VGL 14 VST 15 GND 16 VCOM_L 17 VCOM 18 GND 19 VDD 20 VDD 21 H_VDI 22 H_VDI 23 GND 24 VCC		ock 5	37	LLV1 -	Left Mini LVDS Receiver Signal(1-)
10 VGI_F 11 VGH_OI 12 VGH_EV 13 VGL 14 VST 15 GND 16 VCOM_L 17 VCOM 18 GND 19 VDD 20 VDD 21 H_VDI 22 H_VDI 23 GND 24 VCC	6 GIP GATE Clo	ock 6	38	LLV1 +	Left Mini LVDS Receiver Signal(1+)
11 VGH_OI 12 VGH_EV 13 VGL 14 VST 15 GND 16 VCOM_L 17 VCOM 18 GND 19 VDD 20 VDD 21 H_VDI 22 H_VDI 23 GND 24 VCC	N VGL		39	LLV0 -	Left Mini LVDS Receiver Signal(0-)
12 VGH_EV 13 VGL 14 VST 15 GND 16 VCOM_L 17 VCOM 18 GND 19 VDD 20 VDD 21 H_VDD 22 H_VDD 23 GND 24 VCC	P VGH		40	LLV0 +	Left Mini LVDS Receiver Signal(0+)
13 VGL 14 VST 15 GND 16 VCOM_L 17 VCOM 18 GND 19 VDD 20 VDD 21 H_VDD 22 H_VDD 23 GND 24 VCC	DD GIP Panel VDI	D for Odd GATE TFT	41	GND	Ground
14 VST 15 GND 16 VCOM_L 17 VCOM 18 GND 19 VDD 20 VDD 21 H_VDD 22 H_VDD 23 GND 24 VCC	/EN GIP Panel VDI	D for Even GATE TFT	42	SOE	Source Output Enable SIGNAL
15 GND 16 VCOM_L 17 VCOM_ 18 GND 19 VDD 20 VDD 21 H_VDD 22 H_VDD 23 GND 24 VCC	GATE Low Vol	Itage	43	POL	Polarity Control Signal
16 VCOM_L 17 VCOM 18 GND 19 VDD 20 VDD 21 H_VDD 22 H_VDD 23 GND 24 VCC	VERTICAL ST	ART PULSE	44	GSP	GATE Start Pulse
17 VCOM_ 18 GND 19 VDD 20 VDD 21 H_VDD 22 H_VDD 23 GND 24 VCC	Ground		45	H_CONV	"H" H 2dot Inversion/ "L" H 1dot Inversion
18 GND 19 VDD 20 VDD 21 H_VDD 22 H_VDD 23 GND 24 VCC	_FB VCOM Left Fe	ed-Back Output	46	OPT_N	"H" Normal Display
19 VDD 20 VDD 21 H_VDD 22 H_VDD 23 GND 24 VCC	_L VCOM Left Inp	out	47	GND	Ground
20 VDD 21 H_VDE 22 H_VDE 23 GND 24 VCC	Ground		48	GMA 18	GAMMA VOLTAGE 18 (Output From LCD)
21 H_VDE 22 H_VDE 23 GND 24 VCC	Driver Power S	Supply Voltage	49	GMA 16	GAMMA VOLTAGE 16
22 H_VDI 23 GND 24 VCC	Driver Power S	Supply Voltage	50	GMA 15	GAMMA VOLTAGE 15
23 GND 24 VCC	D Half Driver Pov	wer Supply Voltage	51	GMA 14	GAMMA VOLTAGE 14
24 VCC	D Half Driver Pov	wer Supply Voltage	52	GMA 12	GAMMA VOLTAGE 12
	Ground		53	GMA 10	GAMMA VOLTAGE 10 (Output From LCD)
25 VCC		supply Voltage	54	GMA 9	GAMMA VOLTAGE 9 (Output From LCD)
	Logic Power S	upply Voltage	55	GMA 7	GAMMA VOLTAGE 7
26 <b>GND</b>	13		56	GMA 5	GAMMA VOLTAGE 5
27 LLV5	Logic Power S		57	GMA 4	GAMMA VOLTAGE 4
28 LLV5 +	Logic Power S Ground	S Receiver Signal(5-)			
29 LLV4 -	Logic Power S Ground Left Mini LVDS	S Receiver Signal(5-) S Receiver Signal(5+)	58	GMA 3	GAMMA VOLTAGE 3
30 LLV4 +	Logic Power S Ground Left Mini LVDS Left Mini LVDS		58 59	GMA 3 GMA 1	GAMMA VOLTAGE 3 GAMMA VOLTAGE 1(Output From LCD)

Note: 1. Please refer to application note (Half VDD & Gamma Voltage setting & Control signal) for details.

2. These 'input signal' (OPT\_N,H\_CONV) should be connected

Ver. 0.3






# **Engineering Specification**


-LCD Connector (CN2): TF06L-60S-0.5SF(Manufactured by HRS)

Table 4-2. MODULE CONNECTOR(CN2) PIN CONFIGURATION

No	Symbol	Description	No	Symbol	Description
1	NC	No Connection	31	RLV1 -	Right Mini LVDS Receiver Signal(1-)
2	GMA 1	GAMMA VOLTAGE 1 (Output From LCD)	32	RLV1+	Right Mini LVDS Receiver Signal(1+)
3	GMA 3	GAMMA VOLTAGE 3	33	RLV0 -	Right Mini LVDS Receiver Signal(0-)
4	GMA 4	GAMMA VOLTAGE 4	34	RLV0+	Right Mini LVDS Receiver Signal(0+)
5	GMA 5	GAMMA VOLTAGE 5	35	GND	Ground
6	GMA 7	GAMMA VOLTAGE 7	36	VCC	Logic Power Supply Voltage
7	GMA 9	GAMMA VOLTAGE 9 (Output From LCD)	37	VCC	Logic Power Supply Voltage
8	GMA 10	GAMMA VOLTAGE 10 (Output From LCD)	38	GND	Ground
9	GMA 12	GAMMA VOLTAGE 12	39	H_VDD	Half Driver Power Supply Voltage
10	GMA 14	GAMMA VOLTAGE 14	40	H_VDD	Half Driver Power Supply Voltage
11	GMA 15	GAMMA VOLTAGE 15	41	VDD	Driver Power Supply Voltage
12	GMA 16	GAMMA VOLTAGE 16	42	VDD	Driver Power Supply Voltage
13	GMA 18	GAMMA VOLTAGE 18 (Output From LCD)	43	GND	Ground
14	GND	Ground	44	VCOM_R	VCOM Right Input
15	OPT_N	"H" Normal Display	45	VCOM_R_FB	VCOM Right Feed-Back Output
16	H_CONV	"H" H 2dot Inversion/ "L" H 1dot Inversion	46	GND	Ground
17	GSP	GATE Start Pulse	47	VST	VERTICAL START PULSE
18	POL	Polarity Control Signal	48	VGL	GATE Low Voltage
19	SOE	Source Output Enable SIGNAL	49	VGH_EVEN	GIP Panel VDD for Even GATE TFT
20	GND	Ground	50	VGH_ODD	GIP Panel VDD for Odd GATE TFT
21	RLV5 -	Right Mini LVDS Receiver Signal(5-)	51	VGI_P	VGH
22	RLV5 +	Right Mini LVDS Receiver Signal(5+)	52	VGI_N	VGL
23	RLV4 -	Right Mini LVDS Receiver Signal(4-)	53	GCLK6	GIP GATE Clock 6
24	RLV4 +	Right Mini LVDS Receiver Signal(4+)	54	GCLK5	GIP GATE Clock 5
25	RLV3 -	Right Mini LVDS Receiver Signal(3-)	55	GCLK4	GIP GATE Clock 4
26	RLV3 +	Right Mini LVDS Receiver Signal(3+)	56	GCLK3	GIP GATE Clock 3
27	RCLK -	Right Mini LVDS Receiver Clock Signal(-)	57	GCLK2	GIP GATE Clock 2
28	RCLK +	Right Mini LVDS Receiver Clock Signal(+)	58	GCLK1	GIP GATE Clock 1
29	RLV2 -	Right Mini LVDS Receiver Signal(2-)	59	LTD_OUT	LTD OUTPUT
30	RLV2 +	Right Mini LVDS Receiver Signal(2+)	60	GND	Ground

- Note: 1.Please refer to application note (Half VDD & Gamma Voltage setting & Control signal) for details.
  - 2. These 'input signal' (OPT\_N,H\_CONV) should be connected









### **Engineering Specification**

#### 3-2-2. Backlight Module

#### [ Master ]

- 1) Balance Connector
  - : 65002WS-03 (manufactured by YEONHO)
- 2) Mating Connector
  - : 65002HS-03 (manufactured by YEONHO).


### [Slave]

- 1) Balance Connector
  - : 65002WS-03 (manufactured by YEONHO)
- 2) Mating Connector
  - : 65002HS-03 (manufactured by YEONHO)

Table 5. BACKLIGHT CONNECTOR PIN CONFIGURATION(CN3,CN4)

No	Symbol	Master	Slave	Note
1	H_Input	High_Input	High_Input	
2	H_Input	High_Input	High_Input	
3	FB	NC	NC	

# **♦** Rear view of LCM





Master

Slave

Ver. 0.3 13/ 35





### **Engineering Specification**

### 3-3. Signal Timing Specifications

### Table 6. Timing Requirements

Parameter	Symbol	Condition	Min	Тур	Max	Unit	Note
Mini Clock pulse period	T1		3.2	3.4		ns	
Mini Clock pulse low period	T2		1.6	-	-	ns	
Mini Clock pulse high period	Т3		1.6	-	-	ns	1
Mini Data setup time	T6		0.55	-	-	ns	
Mini Data hold time	<b>T</b> 7		0.55	- (		ns	
Reset low to SOE rising time	Т8		0	-		ns	
SOE to Reset input time	T9		200	-	-	ns	
Receiver off to SOE timing	T10		10	-	-	CLK cycle	
POL signal to SOE setup time	T11		-5	-	-	ns	
POL signal to SOE hold time	T12		6	-	-	ns	
Reset High Period	T13		3			CLK cycle	
SOE signal GSP setup time	T14		100			ns	
SOE signal GSP Hold time	T15		100			ns	
SOE signal Pulse Width	T16		200			ns	

Note:

- 1. mini-LVDS timing measure conditions:
  - : 268 MHz < Clock Frequency <312 MHz , 200mV < VID < 800mV @ 3.0< VCC <3.3
- 2. Setup time and hold time should be satisfied at the same time




FIG 4. Source D-IC Input Data Latch Timing Waveform





# **Engineering Specification**




FIG 5-1. Input Data Timing for 1st Source D-IC Chip




FIG 5-2. Last Data Latch to SOE Timing

Ver. 0.3 15/ 35





# **Engineering Specification**




FIG 6. POL, GSP and SOE Timing Waveform






# **Engineering Specification**

### 3-4. Data Mapping and Timing

Display data and control signal (RESET) are input to  ${\bf LV0}$  to  ${\bf LV5}.$ 

#### 3-4-1. Control signal input mode



### 3-4-2. Display data input mode




Fig. 7 Mini-LVDS Data

Note: 1. For data mapping, please refer to panel pixel structure Fig.8

Ver. 0.3 17/ 35





# Engineering Specification

### 3-5. Panel Pixel Structure




FIG. 8 Panel Pixel Structure

Ver. 0.3





# **Engineering Specification**

## 3-6. Power Sequence

Global LCD Panel Exchange Center




Table 7. POWER SEQUENCE

Damamatan		11:4	NI-4		
Parameter	Min	Тур	Max	Unit	Notes
T1	0.5		-	ms	
T2	0.5		-	ms	
Тз	0		-	ms	
T4	10		-	ms	2
<b>T</b> 5	0		-	ms	
T6 / T6'	20		-	ms	
<b>T</b> 7	2		-	S	
Т8	-		12	s	

1. Power sequence for Source D-IC must be kept. \* Please refer to Appendix-II for more details. Note:

- 2. VGH Odd signal should be started "High" status and VGH even & odd can not be "High at the same time.
- 3. Power Off Sequence order is reverse of Power On Condition including Source D-IC.
- 4. GCLK On/Off Sequence : GCLK4 → GCLK5 →GCLK6 →GCLK1 → GCLK2 → GCLK3.
- 5, VDD Odd/Even transition time should be within V blank.





### **Engineering Specification**

# 4. Optical Specification

Global LCD Panel Exchange Center

Optical characteristics are determined after the unit has been 'ON' and stable in a dark environment at  $25\pm2^{\circ}$ C. The values are specified at an approximate distance 50cm from the LCD surface at a viewing angle of  $\Phi$  and  $\theta$  equal to 0 °.

It is presented additional information concerning the measurement equipment and method in FIG. 9.




FIG. 9 Optical Characteristic Measurement Equipment and Method

**Table 8. OPTICAL CHARACTERISTICS** 

Ta= 25±2°C, VDD,H\_VDD,VGH,VGL=typ, fV=120Hz, Clk=297MHz, IBL=136 mARMS, I out duty = 100%

Tuble 6. Of HOME OHARASTERIO 1100		1V-120H2, CIK-297WH2, IBL-130 III.			ARIVIS, I out duty – 10					
Parameter		Symbol		Value						
				Min	Тур	Max	Unit	Note		
Contrast Ratio		CR		800	1200	-		1		
Surface Luminance, white		, 2D		330	420		1/ 2	2		
		L <sub>WH</sub>	3D	128	160		- cd/m <sup>2</sup>	2		
Luminance Variation		n	$\delta_{\text{WHITE}}$	5P			1.3		3	
D	Ti	Rising	Tr	•	-	8	12			
Respo	nse Time	Falling	Tf	Tf		10	14	ms		
		DED	Rx	(		0.636				
		RED	Ry			0.335				
		GREEN	G	(		0.291	Тур			
Color	Coordinates		Gy	/	Тур	0.603				
[CIE19	931]	DILLE	Bx		-0.03	0.146	+0.03			
		BLUE	Ву			0.061	Ι Γ			
		WHITE	W	<		0.279				
			W	/		0.292				
Color Temperature		e				10,000		K		
Color	Gamut					72		%		
		right(φ=0°)	θr (x a	ıxis)	89	-	-			
Viewi	2D	vi 2D	left (φ=180°)	θI (х а	ıxis)	89	-	-	4	_
ng Angle	(CR>10)	up (φ=90°)	θи (у а	axis)	89	-	-	degree	5	
		down (φ=270°)	θd (у а	axis)	89	-	-			
	3D (CT≤10%)	up + down	θu (y a +θd (	axis) y axis)	22	26	-		6	
3D Crosstalk		3D C	C/T		1	1.5	%	6		
Gray Scale					-	-	-		7	



### **Engineering Specification**

Note: 1. Contrast Ratio(CR) is defined mathematically as:

Surface Luminance at all white pixels

Surface Luminance at all black pixels

It is measured at center 1-point.

- 2. Surface luminance is determined after the unit has been 'ON' and 1Hour after lighting the backlight in a dark environment at 25±2°C. Surface luminance is the luminance value at center 1-point across the LCD surface 50cm from the surface with all pixels displaying white. For more information see the FIG. 10.
- 3. The variation in surface luminance ,  $\delta$  WHITE is defined as :  $\delta \, \text{WHITE(5P)} = \text{Maximum}(L_{\text{on1}}, L_{\text{on2}}, \, L_{\text{on3}}, \, L_{\text{on4}}, \, L_{\text{on5}}) \, / \, \text{Minimum}(L_{\text{on1}}, L_{\text{on2}}, \, L_{\text{on3}}, \, L_{\text{on4}}, \, L_{\text{on5}}) \, / \, \text{Where } L_{\text{on1}} \, \text{to} \, L_{\text{on5}} \, \text{are the luminance with all pixels displaying white at 5 locations} \, .$  For more information, see the FIG. 10.
- 4. Response time is the time required for the display to transit from G(255) to G(0) (Rise Time,  $Tr_R$ ) and from G(0) to G(255) (Decay Time,  $Tr_D$ ).
- 5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD module surface. For more information, see the FIG. 12.
- 6. 3D performance specification is expressed by 3D luminance, 3D Crosstalk and 3D viewing angle. 3D luminance and 3D crosstalk is measured at center 1-point. For more information, see the FIG 13~16.
- Gray scale specification
   Gamma Value is approximately 2.2. For more information, see the Table 9.

**Table 9. GRAY SCALE SPECIFICATION** 

Gray Level	Luminance [%] (Typ)		
L0	0.065		
L15	0.27		
L31	1.04		
L47	2.49		
L63	4.68		
L79	7.66		
L95	11.5		
L111	16.1		
L127	21.6		
L143	28.1		
L159	35.4		
L175	43.7		
L191	53.0		
L207	63.2		
L223	74.5		
L239	86.7		
L255	100		

	Gray Level	Gamma Ref.
	L0	Gamma9
	L1	Gamma8
	L31	Gamma7
Positive	L63	Gamma6
Voltage	L127	Gamma5
	L191	Gamma4
	L223	Gamma3
	L255	Gamma1
	L255	Gamma18
	L223	Gamma16
	L191	Gamma15
Negative	L127	Gamma14
Voltage	L63	Gamma13
	L31	Gamma12
	L1	Gamma11
	L0	Gamma10

Ver. 0.3 21/35





Global LCD Panel Exchange Center

LC470WUH

# **Engineering Specification**

Measuring point for surface luminance & luminance variation




FIG. 10 5 Points for Luminance Measure

Response time is defined as the following figure and shall be measured by switching the input signal for "Gray(N)" and "Gray(M)".




FIG. 11 Response Time





# **Engineering Specification**

### Dimension of viewing angle range




FIG.12 Viewing Angle






Global LCD Panel Exchange Center

LC470WUH

# **Engineering Specification**



In order to measure 3D luminance, 3D crosstalk and 3D viewing angle, it need to be prepared as below;

- 1) Measurement configuration
  - 4-Test pattern images. Refer to FIG 15.
    - -. LW-RW: White for left and right eye
    - -. LW-RB: White for left eye and Black for right eye
    - -. LB-RW : Black for left eye and white for right eye
    - -. LB-RB: Black for left eye and right eye

Image files where black and white lines are displayed on even or odd lines.

Luminance measurement system (LMS) with narrow FOV (field of view) is used. Refer to FIG 9.)

2) Positioning Eyeglass (refer to appendix-IIIfor standard specification of eyeglass) Find angle of minimum transmittance.

This value would be provided beforehand or measured by the following steps;

- (i) Test image (LB-RW) is displayed.
- (ii) Left eyeglass are placed in front of LMS and luminance is measured, rotating right eyeglass such as FIG 14. The notation for luminance measurement is "Lum(LE, LB-RW,1)".
- (iii) Find the angle where luminance is minimum.
- \* Following measurements should be performed at the angle of minimum transmittance of eyeglass.






### Engineering Specification

- 3) Measurement of 3D luminance
  - (i) Test image ( LW-RW ) is displayed.
  - (ii) Left or right eyeglass are placed in front of LMS successively and luminance is measured at center 1 point where the notation for luminance measurement is "Lum(LE, LW-RW,1)" or "Lum(RE, LW-RW,1).
- 4) Measurement of 3D crosstalk
  - (i) Test image ( LB-RW, LW-RB and LB-RB ) is displayed.
  - (ii) Right or left eyeglass are placed in front of LMS successively and luminance is measured for position 1.with rotating LMS or sample vertically.

Average of 
$$\frac{Lum(LE,LB-RW,1)-Lum(LE,LB-RB,1)}{Lum(LE,LW-RB,1)-Lum(LE,LB-RB,1)}$$
 and 
$$\frac{Lum(RE,LW-RB,1)-Lum(RE,LB-RB,1)}{Lum(RE,LB-RW,1)-Lum(RE,LB-RB,1)}$$

#### 5) Measurement of 3D Viewing Angle

3D viewing angle is the angle at which the 3D crosstalk is under 10%. The angles are determined for the vertical or y axis with respect to the z axis which is normal to the LCD module surface and measured for position 1. For more information, see the Fig 16



Ver. 0.3 25/ 35





# **Engineering Specification**

### 5. Mechanical Characteristics

Table 10 provides general mechanical characteristics.

**Table 10. MECHANICAL CHARACTERISTICS** 

Item	Value			
	Horizontal	1096.0 mm		
Outline Dimension	Vertical	640.0 mm		
	Depth	40.0 mm		
Daniel Aven	Horizontal	1049 mm		
Bezel Area	Vertical	593.0 mm		
Active Display Avec	Horizontal	1039.68 mm		
Active Display Area	Vertical	584.82 mm		
Weight	12.3Kg (Typ.) , 13.53Kg (Max.)			

Note : Please refer to a mechanical drawing in terms of tolerance at the next page.


Ver. 0.3 26/ 35





# **Engineering Specification**

# [FRONT VIEW]




Ver. 0.3 27/ 35








### **Engineering Specification**

### [ REAR VIEW ]









Ver. 0.3 28/ 35





## **Engineering Specification**

# 6. Reliability

#### **Table 11. ENVIRONMENT TEST CONDITION**

No.	Test Item	Condition		
1	High temperature storage test	Ta= 60°C 240h		
2	Low temperature storage test	Ta= -20°C 240h		
3	High temperature operation test	Ta= 50°C 50%RH 240h		
4	Low temperature operation test	Ta= 0°C 240h		
5	Vibration test (non-operating)	Wave form : random Vibration level : 1.0Grms Bandwidth : 10-300Hz Duration : X,Y,Z, 30 min Each direction per 10 min		
6	Shock test (non-operating)	Shock level : 50Grms Waveform : half sine wave, 11ms Direction : $\pm$ X, $\pm$ Y, $\pm$ Z One time each direction		
7	Humidity condition Operation	Ta= 40 °C ,90%RH		
8	Altitude operating storage / shipment	0 - 15,000 ft 0 - 40,000 ft		

Note: Before and after Reliability test, LCM should be operated with normal function.

Ver. 0.3 29/ 35





# **Engineering Specification**

### 7. International Standards

#### 7-1. Safety

- a) UL 60065, Seventh Edition, Underwriters Laboratories Inc.
   Audio, Video and Similar Electronic Apparatus Safety Requirements.
- b) CAN/CSA C22.2 No.60065:03, Canadian Standards Association. Audio, Video and Similar Electronic Apparatus Safety Requirements.
- c) EN 60065:2002 + A11:2008, European Committee for Electrotechnical Standardization (CENELEC). Audio, Video and Similar Electronic Apparatus Safety Requirements.
- d) IEC 60065:2005 + A1:2005, The International Electrotechnical Commission (IEC). Audio, Video and Similar Electronic Apparatus Safety Requirements.

#### 7-2. Environment

a) RoHS, Directive 2002/95/EC of the European Parliament and of the council of 27 January 2003

Ver. 0.3





### **Engineering Specification**

#### 9. Precautions

Please pay attention to the followings when you use this TFT LCD module.

### 9-1. Mounting Precautions

- (1) You must mount a module using specified mounting holes (Details refer to the drawings).
- (2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment.
  Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzine. Normal-hexane is recommended for cleaning the adhesives used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

#### 9-2. Operating Precautions

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage :  $V=\pm 200 \text{mV}$  (Over and under shoot voltage)
- (2) Response time depends on the temperature.(In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time(required time that brightness is stable after turned on) becomes longer
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.
- (7) Please do not give any mechanical and/or acoustical impact to LCM. Otherwise, LCM can't be operated its full characteristics perfectly.
- (8) A screw which is fastened up the steels should be a machine screw. (if not, it can causes conductive particles and deal LCM a fatal blow)
- (9) Please do not set LCD on its edge.
- (10) The conductive material and signal cables are kept away from transformers to prevent abnormal display, sound noise and temperature rising.
- (11) Partial darkness may happen during 3~5 minutes when LCM is operated initially in condition that luminance is under 40% at low temperature (under 5 ℃). This phenomenon which disappears naturally after 3~5 minutes is not a problem about reliability but LCD characteristic.

Ver. 0.3 31/35





### **Engineering Specification**

(12) Partial darkness may happen under the long-term operation of any dimming without power on/off. This phenomenon which disappears naturally after 5 minutes is not a problem about reliability but LCD characteristics.

### 9-3. Electrostatic Discharge Control

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

#### 9-4. Precautions for Strong Light Exposure

Strong light exposure causes degradation of polarizer and color filter.

### 9-5. Storage

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

#### 9-6. Handling Precautions for Protection Film

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel surface or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normalhexane.

### 9-7 Operating Condition guide

- (1) The LCD product should be operated under normal conditions.
  - Normal condition is defined as below;
  - Temperature : 5 ~ 40 °C
  - Display pattern : continually changing pattern (Not stationary)
- (2) If the product will be used in extreme conditions such as high temperature, display patterns or operation time etc..,
  - It is strongly recommended to contact LGD for Qualification engineering advice. Otherwise, its reliability and function may not be guaranteed. Extreme conditions are commonly found at Airports, Transit Stations, Banks, Stock market, and Controlling systems. The LCD product should be applied by global standard environment. (refer to ETSI EN 300, IEC 60721)

Ver. 0.3 32/ 35





### # APPENDIX-I

■ LC470WUH-RDP1-LCM Label



Ver. 0.3 33/ 35







# **Engineering Specification**

### # APPENDIX- II

- LC470WUH-RDP1-Source D-IC Power Sequence
  - -. Logic level Input Signal: SOE, POL, GSP, H\_CONV, OPT\_N





-. Input signal (Input Signal : SOE,POL,GSP, H\_CONV, OPT\_N)

Ver. 0.3 34/ 35





Global LCD Panel Exchange Center

LC470WUH

### **Engineering Specification**

### # APPENDIX- III

### Standard specification of Eyeglasses

This is recommended data of Eyeglasses for LC470WUH-RDP1 model. (details refer to table)

For each item, depending on the eyeglass manufacturer tolerances may occur, this tolerance can affect 3D performance. (3D Crosstalk, 3D luminance, 3D viewing angle)

<Table. Standard specification of Eyeglasses>

De	Left	Right	Remark		
Optical axis	a) Slow axis of retarder	135°	45°	Refer to	
	b) Transmission axis of polarizer	0°	O°	drawing	
Retardation value	Retarder	125nm		@550nm	

Recommended polarizer

Polarization efficiency: more than 99.90%

