



No.3127

C MOS LSI
LC5805

**SINGLE-CHIP 4-BIT MICROCOMPUTER
WITH LCD DRIVER**

The LC5805 is a C-MOS 4-bit microcomputer that operates on low voltage, very low current and contains LCD drivers. It contains a 4-bit parallel processing ALU, many LCD segment outputs, many I/O ports, a 32.768kHz crystal oscillator, and a divider. It is ideally suited for use in desk-top calculator, camera, speech synthesis LSI controller, equipment controller applications as well as high-grade game watch/clock applications.

(1) Hardware features

- Supply voltage: 1.5V or 3.0V (typ.) (mask option)
- Very low current dissipation:
 - 3.0 μ A type. (1.5V supply voltage, at watch/clock operating mode)
 - 1.5 μ A type. (3.0V supply voltage, at watch/clock operating mode)
- Built-in crystal oscillator for watch/clock (32.768kHz crystal connected externally)
- Many output pins for LCD panel drive (42 pins)

Driveable LCD panel	Number of driveable LCD segments
1/3 bias 1/3 duty	126 segments
1/2 bias 1/3 duty	126 segments
1/2 bias 1/2 duty	84 segments
Static	42 segments
- Many input/output pins
 - Ports for input only: 2 ports/8 pins
 - Input/output common ports: 2 ports/8 pins
 - Control output pins: 4 pins
- Possible to use LCD panel drive output pins as ports for output only (mask option)

Note: For the Ag version (1.5V), the segment output pins cannot be used as ports for output only.
- With initial reset pin
- ROM: 1024 x 16 bits
- RAM: 128 x 4 bits
- Cycle time: 244 μ s . (or 122 μ s ./mask option)
- Built-in step-up circuit, step-down circuit
- Shipping style: Chip (or QIP80)

(2) Software features

- Powerful instruction set: 119 instructions
- 8-level subroutine nesting (common with interrupt)
- External interrupt function
- 15-bit divider for watch/clock
- Built-in counter for 1/100-second chronograph
- Built-in 10-bit programmable timer
- HALT function
- Automatic select of all addresses (direct addressing type)
- Single stepping of all instructions
- Built-in data pointer

(3) Application development tools

For performing application development, the evaluation chip (LC5899) and the dedicated application development tools are prepared.

- SDS410 system

Application development program of microcomputer can be made in assembly language (edit, assemble).


- EVA510 + TB51 + display board + LC5899

By connecting to the SDS410, application development program can be corrected and debugged. The EVE510 is a control ROM-replaced version of the EVA410.

- TB51 + display board + LC5899

By using the EPROM (2732) with application development program data written in, mounting evaluation can be performed.

Equivalent Circuit Block Diagram




Application Areas


- 1) Multifunction watch/clock with calculator
- 2) Controller of speech synthesis LSI
- 3) Watch/clock with memory (external memory)
- 4) Controller of camera
- 5) Mechanical controller of VTR, radio-cassette recorder, tape deck, etc.
- 6) Controller of telephone dialer, etc.

Sample Application Circuits

(1) Typical application circuit using Ag battery (1/3 bias 1/3 duty)




(2) Typical application circuit using Li battery (1/2 bias 1/3 duty)



Unit (capacitance: F)

Pad Assignment of LSI Chip

segment drivers		CUP1		CUP2	
COM1	78	77	76	75	74
S4	79	73	72	71	70
CNT 1	80	69	68	67	66
CNT 2	81	65	64	63	62
LIGHT	82	61	60	59	58
ALARM	83	57	56	55	54
VSS4	84	53	52	51	50
VSS2	85	51	50	49	48
VSS1	86	49	48	47	46
VDD	87	47	46	45	44
OSCIN	88	45	44	43	42
OSCOUT	89	43	42	41	40
IOP	90	41	40	39	38
TEST3	91	39	38	37	36
T4	92	37	36	35	34
S1	93	35	34	33	32
P1	94	33	32	31	30
P2	95	31	30	29	28
P3	96	29	28	27	26
P4	97	27	26	25	24
COM2	98	25	24	23	22
COM3	99	23	22	21	20

Package Dimensions
(unit: mm) 3044B-Q80AIC

CHIP SIZE 7.44 mm x 5.68 mm
CHIP THICKNESS 480 µm
PAD SIZE 120 µm x 120 µm

Pad Name and Coordinates

Pin assignment of QIP80				
	Pad No.	Pin name	X (μm)	Y (μm)
73	1	VDD	-3560	+ 193
74	2	OSCIN	"	+ 12
75	3	OSCOUT	"	- 168
-	4	10P	"	- 348
76	5	TEST3	"	- 527
77	6	T4	"	- 708
78	7	S3	"	- 888
-	8	P1	"	-1068
-	9	P2	"	-1247
79	10	P3	"	-1428
80	11	P4	"	-1608
1	12	COM2	"	-2146
2	13	COM3	"	-2684
3	14	Seg	-3042	"
4	15		-2810	"
5	16		-2516	"
6	17		-2221	"
7	18		-1925	"
8	19		-1630	"
9	20		-1334	"
10	21		-1040	"
11	22		- 744	"
12	23		- 438	"
13	24		- 133	"
14	25		+ 174	"
15	26		+ 480	"
16	27		+ 786	"
17	28		+1093	"
18	29		+1398	"
19	30		+1703	"
20	31		+2010	"
21	32		+2315	"
22	33		+2621	"
23	34	Seg	+2928	"
-	35	TEST	+3560	"
-	36	TEST	"	-2473
25	37	BAK	"	-2253
-	38	(VSS)	"	-2031
-	39	(VDD)	"	-1851
26	40	K4	"	-1545
27	41	K3	"	-1110
28	42	K2	"	- 928
29	43	K1	"	- 494











Pin assignment of QIP80				
	Pad No.	Pin name	X (μm)	Y (μm)
30	44	RES	+3560	- 314
32	45	INT	"	+ 676
33	46	TEST2	"	+ 856
34	47	TEST1	"	+1083
35	48	M4	"	+1264
36	49	M3	"	+1444
37	50	M2	"	+1623
38	51	M1	"	+1804
39	52	S2	"	+1983
40	53	S1	"	+2294
-	54	TEST	"	+2475
41	55	CUP2	"	+2684
42	56	CUP1	+3256	"
43	57	Seg	+3065	"
44	58		+2770	"
45	59		+2475	"
46	60		+2179	"
47	61		+1884	"
48	62		+1588	"
49	63		+1294	"
50	64		+ 998	"
51	65		+ 693	"
52	66		+ 386	"
53	67		+ 81	"
54	68		- 226	"
55	69		- 532	"
56	70		- 837	"
57	71		-1143	"
58	72		-1450	"
59	73		-1756	"
60	74		-2061	"
61	75		-2367	"
62	76		-2674	"
63	77	Seg	-2980	"
64	78	COM1	-3560	"
65	79	S4	"	+2079
66	80	CNT1	"	+1832
67	81	CNT2	"	+1272
68	82	LIGHT	"	+1092
69	83	ALARM	"	+ 913
70	84	VSS3	"	+ 733
71	85	VSS2	"	+ 552
72	86	VSS1	"	+ 372

The above pad coordinates are such that the chip center is taken as the origin and the values of (X, Y) represent the coordinates of the center of each pad.

Pin 24 of QIP80: NC

Pin 31 of QIP80: SUB
(NC, SUB: Open)







Pin Description

Pad No.	Pin Name	Input/Output	Circuit Configuration	Function
2	OSCIN	Input		32.768kHz crystal is connected across OSCIN and OSCOUT for oscillation. Used as reference clock for watch/clock and system clock. 20pF capacitor is connected across OSCOUT and VDD.
3	OSCOUT	Output		Connected to OSCOUT and used as oscillation phase compensation capacitor.
4	10P	-		
53 52 7 79	S1 S2 S3 S4	Input		Port for input only. With 7ms or 32ms chattering eliminator. By applying VDD to S1 to S4 simultaneously, LSI inside is reset. (mask option)
8 9 10 11	P1 P2 P3 P4	Input/Output		Input/output pins for selecting between the following 2 operations with instruction. (1) Input pin for fetching data into RAM. (2) Output pin for outputting data from RAM.
51 50 49 48	M1 M2 M3 M4	Input/Output		
43 42 41 40	K1 K2 K3 K4	Input		(1) Input pin for fetching data into RAM through 7ms or 32ms chattering eliminator. (2) K4 signal is used to operate decimal counter (for 1/100-second count) inside LSI with instruction.
45	INT	Input		External interrupt request control input pin.
44	RES	Input		Input pin for resetting LSI inside.
37	BAK			(-) power supply pin for logic unit inside LSI. When using 3.0V supply, a capacitor must be connected across BAK and VDD to prevent logic unit from malfunctioning.
80 81	CNT1 CNT2	Output		Pins for output only.
82	LIGHT	Output		Pin for output only. Suited for outputting signal to drive transistor for light.

Continued on next page.

LC5805

Continued from preceding page.

Pad No.	Pin Name	Input/Output	Circuit Configuration	Function
83	ALARM	Output		Pin for output only. Used to output 4kHz, 2kHz, 1kHz modulation signal with instruction. Also used to output non-modulation signal.
1	VDD			(+) Power supply pin.
84 85 86	VSS3 VSS2 VSS1			(-) Power supply pin. • 1.5V/3.0V selectable with mask option. For 1.5V use, apply (-) side to VSS1. For 3.0V use, apply (-) side to VSS2. • Also used as power supply for LCD drive. 
				The above Table shows how to connect external parts in each case.
55 56	CUP1 CUP2			Pins for connecting voltage step-up (step-down) capacitor.
78 12 13	COM1 COM2 COM3	Output		Output pins for LCD panel common electrode. The following pin is used in each case. 
14 to 22 57 to 64	Segment driver	Output		Output pins for LCD panel segments. • Also used as output ports with mask option. • When LSI inside is in reset mode, 32Hz, 64Hz or 128Hz static light-up signal is outputted at COM1 to COM3 and each LCD segment output and all LCD panel segments light up. • Segment PLA system is adopted to support any type of LCD layout.
23 to 34 65 to 77	Segment driver	Output		Output pins for LCD panel segments. • Also used as output ports with mask option.
5 6 35 36 46 47 54	TEST3 T4 TEST TEST TEST2 TEST1 TEST			Test pins (not used by user).
38 39	(VSS) (VDD)			Backup power supply pin. Normally, not used.

Note) Ag Battery: $\oplus = \text{VSS1}$, Li Battery: $\oplus = \text{VSS2}$

Operation from Ag Battery [Static]**Absolute Maximum Ratings at $T_a=25\pm2^\circ C$, $V_{DD}=0V$**

Maximum Supply Voltage	VSS1		-4.0 to +0.3	V
	VSS2	VSS2=VSS3	-4.0 to +0.3	V
Maximum Input Voltage	VIN1	S1-4, M1-4, K1-4, P1-4, TEST-3, 10P, OSCIN, INT, RES (M1-4, P1-4: Input mode)	VSS1-0.3 to 0.3	V
Maximum Output Voltage	VOUT1	TEST3, CUP2, OSCOUT, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)	VSS1-0.3 to 0.3	V
	VOUT2	SEGOUT, COM1, CUP1	VSS2-0.3 to 0.3	V
Operating Temperature	T_{opr}		-20 to +65	$^\circ C$
Storage Temperature	T_{stg}		-30 to +125	$^\circ C$

Allowable Operating Conditions at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

			min	typ	max	unit
Supply Voltage	VSS1		-1.65		-1.30	V
	VSS2	VSS2=VSS3	-3.3		-2.4	V
"H"-Level Input Voltage	VIH	S1-4, M1-4, K1-4, P1-4, INT, RES, (M1-4, P1-4: Input mode)	-0.2		0	V
"L"-Level Input Voltage	VIL	" "		VSS1	VSS1+0.2	V
Operating Frequency	fopg	$T_a=-20$ to $+65^\circ C$	32		33	kHz

Electrical Characteristics at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

Input Resistance	RIN1A	$V_{SS1}=-1.55V$, $V_{IL}=V_{SS1}+0.2V$, "L"-level hold tr., *1, Fig. 1	50	500	kohm	
	RIN1B	$V_{SS1}=-1.55V$, "L"-level pull-in tr., *1, Fig. 1	200	2000	kohm	
	RIN2A	$V_{SS1}=-1.55V$, $V_{IL}=V_{SS1}+0.2V$, input mode, "L"-level hold tr., *2, Fig. 1	50	500	kohm	
	RIN2B	$V_{SS1}=-1.55V$, input mode, "L"-level hold tr., *2, Fig. 1	200	2000	kohm	
	RIN3	$V_{SS1}=-1.55V$, TEST1, 2, RES	10	300	kohm	
"H"-Level Output Voltage	VOH1	$V_{SS1}=-1.55V$, $I_{OH}=-0.4\mu A$, SEGOUT	-0.2		V	
"L"-Level Output Voltage	VOL1	$V_{SS1}=-1.55V$, $I_{OL}=0.4\mu A$, SEGOUT		VSS2+0.2	V	
"H"-Level Output Voltage	VOH2	$V_{SS1}=-1.55V$, $I_{OH}=-4\mu A$, COM1	-0.2		V	
"L"-Level Output Voltage	VOL2	$V_{SS1}=-1.55V$, $I_{OL}=4\mu A$, COM1		VSS2+0.2	V	
"H"-Level Output Voltage	VOH3	$V_{SS1}=-1.35V$, $I_{OH}=-250\mu A$, ALM, LIGHT, CNT1, CNT2	-0.65		V	
"L"-Level Output Voltage	VOL3	$V_{SS1}=-1.35V$, $I_{OL}=250\mu A$, ALM, LIGHT, CNT1, CNT2		VSS1+0.65	V	
"H"-Level Output Voltage	VOH4	$V_{SS1}=-1.55V$, $I_{OH}=-20\mu A$, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.2		V	
"L"-Level Output Voltage	VOL4	$V_{SS1}=-1.55V$, $I_{OL}=20\mu A$, M1-4, P1-4 (M1-4, P1-4: Output mode)		VSS1+0.2	V	
Output Voltage (doubler)	VSS2	$V_{SS1}=-1.35V$, $C1=C2=0.1\mu F$, fopg=32.768kHz, Fig. 2		-2.5	V	
Current Dissipation	IID1	$V_{SS1}=-1.55V$, standard watch/clock operation, $C1=C2=0.1\mu F$, $C_O=C_g=20pF$, $C_I=25kohm$, Fig. 2	2.0		μA	
Oscillation Start Voltage	Vstt	$C_O=C_g=20pF$, $C_I=25kohm$, Fig. 3	-1.35		V	
Oscillation Hold Voltage	VHOLD	$V_{BAK}=V_{SS1}$, $C_O=C_g=20pF$, $C_I=25kohm$, Fig. 2	-1.65	-1.30	V	
Oscillation Start Time	tstt	$V_{SS}=-1.35V$, $C_O=C_g=20pF$, $C_I=25kohm$, Fig. 3		10	s	
Oscillation Correction	10P	External pin	8	10	12	pF
Capacitance	20P	OSCOUT	16	20	24	pF

Operation from Li Battery [Static]**Absolute Maximum Ratings at $T_a=25\pm2^\circ C$, $V_{DD}=0V$**

Maximum Supply Voltage	V_{SS1}	$V_{BAK}=V_{SS1}$ or V_{SS2}	-4.0 to +0.3	unit
	V_{SS2}	$V_{SS2}=V_{SS3}$, $V_{BAK}=V_{SS1}$ or V_{SS2}	-4.0 to +0.3	V
Maximum Input Voltage	V_{IN1}	10P, OSCIN, TEST3	$V_{BAK}-0.3$ to 0.3	V
	V_{IN2}	S1-4, M1-4, K1-4, P1-4, TEST1, TEST2, INT, RES (M1-4, P1-4: Input mode)	$V_{SS2}-0.3$ to 0.3	V
Maximum Output Voltage	V_{OUT1}	TEST3, CUP2, OSCOUT	$V_{BAK}-0.3$ to 0.3	V
	V_{OUT2}	SEGOUT, COM1, CUP1, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)	$V_{SS2}-0.3$ to 0.3	V
Operating Temperature	T_{opr}		-20 to +65	$^\circ C$
Storage Temperature	T_{stg}		-30 to +125	$^\circ C$

Allowable Operating Conditions at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

Supply Voltage	V_{BAK}		min	typ	max	unit
	V_{SS2}	$V_{SS2}=V_{SS3}$	-3.6	-1.3	-2.0	V
"H"-Level Input Voltage	V_{IH}	S1-4, K1-4, M1-4, P1-4, INT, RES (M1-4, P1-4: Input mode)	-0.4	0	0	V
"L"-Level Input Voltage	V_{IL}	"	V_{SS2}	$V_{SS2}+0.4$	V	
Operating Frequency	f_{opg}	$T_a=-20$ to $+65^\circ C$	32	33	kHz	

Electrical Characteristics at $T_a=25\pm2^\circ C$, $V_{DD}=0V$

Input Resistance	R_{IN1A}	$V_{SS2}=-2.9V$, $V_{IL}=V_{SS2}+0.4V$, "L"-level hold tr., *1, Fig. 4	50	typ	500	kohm
	R_{IN1B}	$V_{SS2}=-2.9V$, "L"-level pull-in tr., *1, Fig. 4	200		2000	kohm
	R_{IN2A}	$V_{SS2}=-2.9V$, $V_{IL}=V_{SS2}+0.4V$, input mode, "L"-level hold tr., *2, Fig. 4	50		500	kohm
	R_{IN2B}	$V_{SS2}=-2.9V$, input mode, "L"-level pull-in tr., *2, Fig. 4	200		2000	kohm
	R_{IN3}	$V_{SS2}=-2.9V$, TEST1, 2, RES	10		300	kohm
"H"-Level Output Voltage	V_{OH1}	$V_{SS2}=-2.9V$, $I_{OH}=-0.4\mu A$, SEGOUT	-0.2			V
"L"-Level Output Voltage	V_{OL1}	$V_{SS2}=-2.9V$, $I_{OL}=0.4\mu A$, SEGOUT			$V_{SS2}+0.2$	V
"H"-Level Output Voltage	V_{OH2}	$V_{SS2}=-2.9V$, $I_{OH}=-4\mu A$, COM1	-0.2			V
"L"-Level Output Voltage	V_{OL2}	$V_{SS2}=-2.9V$, $I_{OL}=4\mu A$, COM1			$V_{SS2}+0.2$	V
"H"-Level Output Voltage	V_{OH3}	$V_{SS2}=-2.4V$, $I_{OH}=-250\mu A$, ALM, CNT1, CNT2	-0.65			V
"L"-Level Output Voltage	V_{OL3}	$V_{SS2}=-2.4V$, $I_{OL}=250\mu A$, ALM, CNT1, CNT2			$V_{SS2}+0.65$	V
"H"-Level Output Voltage	V_{OH4}	$V_{SS2}=-2.4V$, $I_{OH}=-150\mu A$, LIGHT	-1.5			V
"L"-Level Output Voltage	V_{OL4}	$V_{SS2}=-2.4V$, $I_{OL}=150\mu A$, LIGHT			$V_{SS2}+1.5$	V
"H"-Level Output Voltage	V_{OH5}	$V_{SS2}=-2.9V$, $I_{OH}=-40\mu A$, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.4			V
"L"-Level Output Voltage	V_{OL5}	$V_{SS2}=-2.9V$, $I_{OL}=40\mu A$, M1-4, P1-4 (M1-4, P1-4: Output mode)			$V_{SS2}+0.4$	V
"H"-Level Output Voltage	V_{OH6}	$V_{SS2}=-2.4V$, $I_{OH}=-10\mu A$ Segment (output) PAD No. 14 to 22,	-1	-0.3		V
"L"-Level Output Voltage	V_{OL6}	$V_{SS2}=-2.4V$, $I_{OL}=40\mu A$ 57 to 64 QIP80 pin No. 3 to 11, 43 to 50			$V_{SS2}+0.3$ $V_{SS2}+1$	V
"H"-Level Output Voltage	V_{OH7}	$V_{SS2}=-2.4V$, $I_{OH}=-5\mu A$ Segment (output) PAD No. 23 to 34,	-1	-0.3		V
"L"-Level Output Voltage	V_{OL7}	$V_{SS2}=-2.4V$, $I_{OL}=20\mu A$ 65 to 77 QIP80 pin No. 12 to 23, 51 to 63			$V_{SS2}+0.3$ $V_{SS2}+1$	V
"H"-Level Output Voltage	V_{OH6}	$V_{SS2}=-2.4V$, $I_{OH}=-10\mu A$ Segment PAD No. 14 to 22,	-1	-0.3		V
Output OFF Leakage Current	I_{OFF}	$V_{SS2}=-2.6V$, $V_{OUT}=V_{SS2}$ QIP80 pin No. 3 to 11, 43 to 50			1	μA

Continued on next page.

Continued from preceding page.

			min	typ	max	unit
Output Voltage (halver)	V _{SS1}	V _{SS2} =-2.9V, C ₁ =C ₂ =0.1μF, f _{opg} =32.768kHz			-1.35	V
Current Dissipation	I _{DD1}	V _{SS2} =-2.9V, standard watch/clock operation, C ₁ =C ₂ =0.1μF, C _o =C _g =20pF, C _l =25kohm, Fig. 5		1.0		V
Oscillation Start Voltage	V _{stt}	V _{SS1} =V _{SS2} , C _o =C _g =20pF, C _l =25kohm, Fig. 6 - 1.35				V
Oscillation Hold Voltage	V _{HOLD}	V _{BAK} =V _{SS1} ≈V _{SS2} /2, C _o =C _g =20pF, C _l =25kohm, Fig. 5			-2.6	V
Oscillation Start Time	t _{stt}	V _{SS1} =V _{SS2} =-2.9V, C _o =C _g =20pF, C _l =25kohm, Fig. 6			10	s
Oscillation Correction	10P	External pin	8	10	12	pF
Capacitance	20P	OSCOUT	16	20	24	pF

Operation from EXTV [Static]

Absolute maximum Ratings at Ta=25±2°C, V _{DD} =0V					unit
Maximum Supply Voltage	V _{SS2}	V _{SS2} =V _{SS3}		-4.0 to +0.3	V
Maximum Input Voltage	V _{IN1}	10P, OSCIN, TEST3		V _{SS1} -0.3 to 0.3	V
	V _{IN2}	S1-4, M1-4, K1-4, P1-4, TEST1, TEST2, INT, RES (M1-4, P1-4: Input mode)		V _{SS2} -0.3 to 0.3	V
Maximum Output Voltage	V _{OUT1}	TEST3, CUP2, OSCOUT		V _{SS1} -0.3 to 0.3	V
	V _{OUT2}	SEGOOUT, COM1, CUP1, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)		V _{SS2} -0.3 to 0.3	V
Operating Temperature	T _{opr}			-20 to +65	°C
Storage Temperature	T _{stg}			-30 to +125	°C

Allowable Operating Conditions at Ta=25±2°C, V _{DD} =0V			min	typ	max	unit
Supply Voltage	V _{SS2}	V _{SS2} =V _{SS3}	-3.6		-2.0	V
"H"-Level Input Voltage	V _{IH}	S1-4, M1-4, K1-4, P1-4, INT, RES, (M1-4, P1-4: Input mode)	-0.4		0	V
"L"-Level Input Voltage	V _{IL}	" "		V _{SS2}	V _{SS2} +0.4	V
Operating Frequency	f _{opg}	T _a =-20 to +65 °C	32		33	kHz

Electrical Characteristics at Ta=25±2°C, V _{DD} =0V			min	typ	max	unit
Input Resistance	R _{IN1A}	V _{SS2} =-2.9V, V _{IL} =V _{SS2} +0.4, "L"-level hold tr., *1, Fig. 13	50		500	kohm
	R _{IN1B}	V _{SS2} =-2.9V, "L"-level pull-in tr., *1, Fig. 13	200		2000	kohm
	R _{IN2A}	V _{SS2} =-2.9V, V _{IL} =V _{SS2} +0.4V, input mode, "L"-level hold tr., *2, Fig. 13	50		500	kohm
	R _{IN2B}	V _{SS2} =-2.9V, input mode, "L"-level tr., *2, Fig. 13	200		2000	kohm
	R _{IN3}	V _{SS2} =-2.9V, TEST1, 2, RES	10		300	kohm
"H"-Level Output Voltage	V _{OH1}	V _{SS2} =-2.9V, I _{OH} =-0.4μA, SEGOOUT	-0.2			V
"L"-Level Output Voltage	V _{OL1}	V _{SS2} =-2.9V, I _{OL} =0.4μA, SEGOOUT		V _{SS2} +0.2		V
"H"-Level Output Voltage	V _{OH2}	V _{SS2} =-2.9V, I _{OH} =-4μA, COM1	-0.2			V
"L"-Level Output Voltage	V _{OL2}	V _{SS2} =-2.9V, I _{OL} =4μA, COM1		V _{SS2} +0.2		V
"H"-Level Output Voltage	V _{OH3}	V _{SS2} =-2.4V, I _{OH} =-250μA, ALM, LIGHT, CNT1, CNT2	-0.65			V
"L"-Level Output Voltage	V _{OL3}	V _{SS2} =-2.4V, I _{OL} =250μA, ALM, LIGHT, CNT1, CNT2		V _{SS2} +0.65		V
"H"-Level Output Voltage	V _{OH4}	V _{SS2} =-2.9V, I _{OH} =-40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.4			V
"L"-Level Output Voltage	V _{OL4}	V _{SS2} =-2.9V, I _{OL} =40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)		V _{SS2} +0.4		V
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, I _{OH} =-10μA, Segment (output) port PAD No. 14 to 22,	-1	-0.3		V
"L"-Level Output Voltage	V _{OL6}	V _{SS2} =-2.4V, I _{OL} =40μA, 57 to 64 QIP80 pin No. 3 to 11, 43 to 50		V _{SS2} +0.3	V _{SS2} +1	V

Continued on next page.

LC5805

Continued from preceding page.

				min	typ	max	unit
"H"-Level Output Voltage	V _{OH7}	V _{SS2} =-2.4V, I _{OH} =-5μA	Segment (output) port PAD No. 23 to 34, 65 to 77	-1	-0.3		V
"L"-Level Output Voltage	V _{OL7}	V _{SS2} =-2.4V, I _{OL} =20μA	QIP80 pin No. 12 to 23, 51 to 63		V _{SS2} +0.3	V _{SS2} +1	V
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, I _{OH} =-10μA	Segment PAD No. 14 to 22, 57 to 64	-1	-0.3		V
Output OFF Leakage Current	I _{OFF}	V _{SS2} =-2.6V, V _{OUT} =V _{SS2}	QIP80 pin No. 3 to 11, 43 to 50			1	μA
Current Dissipation	I _{DD1}	V _{SS2} =-2.9V, standard watch/clock operation, Co=Cg=20pF, Cl=25kohm, Fig. 14			5.0		μA
Oscillation Start Voltage	V _{stt}	V _{SS1} =V _{SS2} , Co=Cg=20pF, Cl=25kohm, Fig. 15		-2.2			V
Oscillation Hold Voltage	V _{HOLD}	V _{BANK} =V _{SS2} , Co=Cg=20pF, Cl=25kohm, Fig. 14			-2.0		V
Oscillation Start Time	t _{stt}	V _{SS1} =V _{SS2} =-2.9V, Co=Cg=20pF, Cl=25kohm, Fig. 15			10		s
Oscillation Correction Capacitance	10P	External pin		8	10	12	pF
	20P	OSCOUT		16	20	24	pF

Operation from Ag Battery [1/2 bias, 1/2 duty]

Absolute Maximum Ratings at Ta=25±2°C, V_{DD}=0V

				unit
Maximum Supply Voltage	V _{SS1}			-4.0 to +0.3 V
	V _{SS2}	V _{SS} =V _{SS3}		-4.0 to +0.3 V
Maximum Input Voltage	V _{IN1}	S1-4, M1-4, K1-4, P1-4, TEST1-3, 10P OSCIN, INT, RES (M1-4, P1-4: Input mode)	V _{SS1} -0.3 to 0.3	V
Maximum Output Voltage	V _{OUT1}	TEST3, CUP2, OSCOUT, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)	V _{SS1} -0.3 to 0.3	V
	V _{OUT2}	SEGOUT, COM1-2, CUP1	V _{SS2} -0.3 to 0.3	V
Operating Temperature	T _{opr}		-20 to +65	°C
Storage Temperature	T _{stg}		-30 to +125	°C

Allowable Operating Conditions at Ta=25±2°C, V_{DD}=0V

			min	typ	max	unit
Supply Voltage	V _{SS1}		-1.65		-1.30	V
	V _{SS2}	V _{SS} =V _{SS3}	-3.3		-2.4	V
"H"-Level Input Voltage	V _{IH}	S1-4, M1-4, P1-4, INT, RES (M1-4, P1-4: Input mode)	-0.2		0	V
"L"-Level Input Voltage	V _{IL}	"	V _{SS1}	V _{SS1} +0.2	V	
Operating Frequency	f _{opg}	Ta=-20 to +65°C	32		33	kHz

Electrical Characteristics at Ta=25±2°C, V_{DD}=0V

			min	typ	max	unit
Input Resistance	R _{IN1A}	V _{SS1} =-1.55V, V _{IL} =V _{SS1} +0.2V, "L"-level hold tr., *1, Fig. 1	50		500	kohm
	R _{IN1B}	V _{SS1} =-1.55V, "L"-level pull-in tr., *1, Fig. 1	200		2000	kohm
	R _{IN2A}	V _{SS1} =-1.55V, V _{IL} =V _{SS1} +0.2V input mode, "L"-level hold tr., *2, Fig. 1	50		500	kohm
	R _{IN2B}	V _{SS1} =-1.55V, input mode, "L"-level hold tr., *2, Fig. 1	200		2000	kohm
	R _{IN3}	V _{SS1} =-1.55V, TEST1, 2, RES	10		300	kohm
"H"-Level Output Voltage	V _{OH1}	V _{SS1} =-1.55V, I _{OH} =-0.4μA, SEGOUT	-0.2			V
"L"-Level Output Voltage	V _{OL1}	V _{SS1} =-1.55V, I _{OL} =0.4μA, SEGOUT			V _{SS2} +0.2	V
"H"-Level Output Voltage	V _{OH2}	V _{SS1} =-1.55V, I _{OH} =-4μA, COM1-2	-0.2			V
"M"-Level Output Voltage	V _{OM}	V _{SS1} =-1.55V, I _{OH} =-4μA, I _{OL} =4μA, COM1-2	V _{SS1} -0.2	V _{SS1} +0.2	V	
"L"-Level Output Voltage	V _{OL2}	V _{SS1} =-1.55V, I _{OL} =4μA, COM1-2			V _{SS2} +0.2	V

Continued on next page.

LC5805

Continued from preceding page.

			min	typ	max	unit
"H"-Level Output Voltage	V _{OH3}	V _{SS1} =-1.35V, I _{OH} =-250μA, ALM, LIGHT, CNT1, CNT2	-0.65			V
"L"-Level Output Voltage	V _{OL3}	V _{SS1} =-1.35V, I _{OL} =250μA, ALM, LIGHT, CNT1, CNT2		V _{SS1} +0.65		V
"H"-Level Output Voltage	V _{OH4}	V _{SS1} =-1.55V, I _{OH} =-20μA, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.2			V
"L"-Level Output Voltage	V _{OL4}	V _{SS1} =-1.55V, I _{OL} =20μA, M1-4, P1-4 (M1-4, P1-4: Output mode)		V _{SS1} +0.2		V
Output Voltage (doubler)	V _{SS2}	V _{SS1} =-1.35V, C ₁ =C ₂ =0.1μF, f _{opg} =32.768kHz, Fig. 2			-2.5	V
Current Dissipation	I _{DD1}	V _{SS1} =-1.55V, standard watch/clock operation, C ₁ =C ₂ =0.1μF, C _o =C _g =20pF, C _I =25kohm, Fig. 2		2.0		μA
Oscillation Start Voltage	V _{tst}	C _o =C _g =20pF, C _I =25kohm, Fig. 3	-1.35			V
Oscillation Hold Voltage	V _{HOLD}	V _{BAK} =V _{SS1} , C _o =C _g =20pF, C _I =25kohm, Fig. 2	-1.65		-1.30	V
Oscillation Start Time	t _{tst}	V _{SS1} =-1.55V, C _o =C _g =20pF, C _I =25kohm, Fig. 3			10	s
Oscillation Correction Capacitance	10P	External pin	8	10	12	pF
	20P	OSCOUT	16	20	24	pF

Operation from Li Battery [1/2 bias, 1/2 duty]

Absolute Maximum Ratings at Ta=25±2°C, V _{DD} =0V			unit
Maximum Supply Voltage	V _{SS1}	V _{BAK} =V _{SS1} or V _{SS2}	-4.0 to +0.3
	V _{SS2}	V _{SS2} =V _{SS3} , V _{BAK} =V _{SS1} or V _{SS2}	-4.0 to +0.3
Maximum Input Voltage	V _{IN1}	10P, OSCIN, TEST3	V _{BAK} -0.3 to 0.3
	V _{IN2}	S1-4, M1-4, K1-4, P1-4, TEST1, TEST2, INT, RES (M1-4, P1-4: Input mode)	V _{SS2} -0.3 to 0.3
Maximum Output Voltage	V _{OUT1}	TEST3, CUP2, OSCOUT	V _{BAK} -0.3 to 0.3
	V _{OUT2}	SEGOUT, COM1-2, CUP1, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)	V _{SS2} -0.3 to 0.3
Operating Temperature	T _{opr}		-20 to +65
Storage Temperature	T _{stg}		-30 to +125

Allowable Operating Conditions at Ta=25±2°C, V _{DD} =0V			min	typ	max	unit
Supply Voltage	V _{BAK}		-3.6		-1.3	V
	V _{SS2}	V _{SS2} =V _{SS3}	-3.6		-2.0	V
"H"-Level Input Voltage	V _{IH}	S1-4, K1-4, M1-4, P1-4, INT, RES (M1-4, P1-4: Input mode)	-0.4		0	V
"L"-Level Input Voltage	V _{IL}	" "		V _{SS2}	V _{SS2} +0.4	V
Operating Frequency	f _{opg}	Ta=-20 to +65°C	32		33	kHz

Electrical Characteristics at Ta=25±2°C, V _{DD} =0V			min	typ	max	unit
Input Resistance	R _{IN1A}	V _{SS2} =-2.9V, V _{IL} =V _{SS2} +0.4, "L"-level hold tr., *1, Fig. 4	50		500	kohm
	R _{IN1B}	V _{SS2} =-2.9V, "L"-level pull-in tr., *1, Fig. 4	200		2000	kohm
	R _{IN2A}	V _{SS2} =-2.9V, V _{IL} =V _{SS2} +0.4V, input mode, "L"-level hold tr., *2, Fig. 4	50		500	kohm
	R _{IN2B}	V _{SS2} =-2.9V, input mode, "L"-level pull-in tr., *2, Fig. 4	200		2000	kohm
	R _{IN3}	V _{SS2} =-2.9V, TEST1, 2, RES	10		300	kohm
"H"-Level Output Voltage	V _{OH1}	V _{SS2} =-2.9V, I _{OH} =-0.4μA, SEGOUT	-0.2			V
"L"-Level Output Voltage	V _{OL1}	V _{SS2} =-2.9V, I _{OL} =0.4μA, SEGOUT			V _{SS2} +0.2	V
"H"-Level Output Voltage	V _{OH2}	V _{SS2} =-2.9V, I _{OH} =-4μA, COM1-2	-0.2			V
"M"-Level Output Voltage	V _{OM}	V _{SS2} =-2.9V, I _{OH} =-4μA, V _{SS2} /2-0.2, I _{OL} =4μA, COM1-2			V _{SS2} /2+0.2	V
"L"-Level Output Voltage	V _{OL2}	V _{SS2} =-2.9V, I _{OL} =4μA, COM1-2			V _{SS2} +0.2	V

Continued on next page.

Continued from preceding page.

			min	typ	max	unit
"H"-Level Output Voltage	V _{OH3}	V _{SS2} =-2.4V, I _{OH} =-250μA, ALM, CNT1, CNT2	-0.65			V
"L"-Level Output Voltage	V _{OL3}	V _{SS2} =-2.4V, I _{OL} =250μA, ALM, CNT1, CNT2			V _{SS2} +0.65	V
"H"-Level Output Voltage	V _{OH4}	V _{SS2} =-2.4V, I _{OH} =-150μA, LIGHT	-1.5			V
"L"-Level Output Voltage	V _{OL4}	V _{SS2} =-2.4V, I _{OL} =150μA, LIGHT			V _{SS2} +1.5	V
"H"-Level Output Voltage	V _{OH5}	V _{SS2} =-2.9V, I _{OH} =-40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.4			V
"L"-Level Output Voltage	V _{OL5}	V _{SS2} =-2.9V, I _{OL} =40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)			V _{SS2} +0.4	V
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, I _{OH} =-10μA Segment (output) port PAD No. 14 to 22,	-1	-0.3		V
"L"-Level Output Voltage	V _{OL6}	V _{SS2} =-2.4V, I _{OL} =40μA 57 to 64 QIP80 pin No. 3 to 11, 43 to 50			V _{SS2} +0.3 V _{SS2} +1	V
"H"-Level Output Voltage	V _{OH7}	V _{SS2} =-2.4V, I _{OH} =-5μA Segment (output) port PAD No. 23 to 34,	-1	-0.3		V
"L"-Level Output Voltage	V _{OL7}	V _{SS2} =-2.4V, I _{OL} =20μA 65 to 77 QIP80 pin No. 12 to 23, 51 to 63			V _{SS2} +0.3 V _{SS2} +1	V
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, I _{OH} =-10μA Segment PAD No. 14 to 22,	-1	-0.3		V
Output OFF Leakage Current	I _{OFF}	V _{SS2} =-2.6V, V _{OUT} =V _{SS2} 57 to 64 QIP80 pin No. 3 to 11, 43 to 50			1	μA
Output Voltage (halver)	V _{SS1}	V _{SS2} =-2.9V, C ₁ =C ₂ =0.1μF, f _{opg} =32.768kHz, Fig. 5			-1.35	V
Current Dissipation	I _{DD1}	V _{SS2} =-2.9V, standard watch/clock operation, C ₁ =C ₂ =0.1μF, C _O =C _G =20pF, C _I =25kohm, Fig. 5		1.0		μA
Oscillation Start Voltage	V _{stt}	V _{SS1} ≈V _{SS2} , C _O =C _G =20pF, C _I =25kohm, Fig. 6			-1.35	V
Oscillation Hold Voltage	V _{HOLD}	V _{BAK} =V _{SS1} =V _{SS2} /2, C _O =C _G =20pF, C _I =25kohm, Fig. 5			-2.6	V
Oscillation Start Time	t _{stt}	V _{SS1} =V _{SS2} =-2.9V, C _O =C _G =20pF, C _I =25kohm, Fig. 6			10	s
Oscillation Correction Capacitance	10P	External pin	8	10	12	pF
	20P	OSCOUT	16	20	24	pF

Operation from EXTV [1/2 bias, 1/2 duty]**Absolute Maximum Ratings at Ta=25±2°C, VDD=0V**

			unit
Maximum Supply Voltage	V _{SS1}		V
	V _{SS2}	V _{SS2} =V _{SS3}	V
Maximum Input Voltage	V _{IN1}	10P, OSCIN, TEST3	V _{SS1} -0.3 to 0.3
	V _{IN2}	S1-4, M1-4, K1-4, P1-4, TEST1, TEST2, INT, RES (M1-4, P1-4: Input mode)	V _{SS2} -0.3 to 0.3
Maximum Output Voltage	V _{OUT1}	TEST3, CUP2, OSCOUT	V _{SS1} -0.3 to 0.3
	V _{OUT2}	SEGOUT, COM1-2, CUP1, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)	V _{SS2} -0.3 to 0.3
Operating Temperature	T _{opr}		°C
Storage Temperature	T _{stg}	-20 to +65 -30 to +125	°C

Allowable Operating Conditions at $T_a=25\pm2^\circ C$, $V_{DD}=0V$				min	typ	max	unit
Supply Voltage	V _{SS1}			-3.6		-1.3	V
	V _{SS2}	V _{SS2} =V _{SS3}		-3.6		-2.0	V
"H"-Level Input Voltage	V _{IH}	S1-4, M1-4, K1-4, P1-4, INT, RES (M1-4, P1-4: Input mode)		-0.4		0	V
"L"-Level Input Voltage	V _{IL}	"		V _{SS2}	V _{SS2} +0.4	V	
Operation Frequency	f _{opg}	T _a =-20 to 65°C		32	33	kHz	
Electrical Characteristics at $T_a=25\pm2^\circ C$, $V_{DD}=0V$				min	typ	max	unit
Input Resistance	R _{IN1A}	V _{SS2} =-2.9V, V _{IL} =V _{SS2} +0.4V, "L"-level hold tr., *1, Fig. 4		50		500	kohm
	R _{IN1B}	V _{SS2} =-2.9V, "L"-level pull-in tr., *1, Fig. 4		200		2000	kohm
	R _{IN2A}	V _{SS2} =-2.9V, V _{IL} =V _{SS2} +0.4V, input mode, "L"-level hold tr., *2, Fig. 4		50		500	kohm
	R _{IN2B}	V _{SS2} =-2.9V, input mode, "L"-level pull-in tr., *2, Fig. 4		200		2000	kohm
	R _{IN3}	V _{SS2} =-2.9V, TEST1, 2, RES		10		300	kohm
"H"-Level Output Voltage	V _{OH1}	V _{SS2} =-2.9V, I _{OH} =-0.4μA, SEGOUT		-0.2			V
"L"-Level Output Voltage	V _{OL1}	V _{SS2} =-2.9V, I _{OL} =0.4μA, SEGOUT				V _{SS2} +0.2	V
"H"-Level Output Voltage	V _{OH2}	V _{SS2} =-2.9V, I _{OH} =-4μA, COM1-2		-0.2			V
"M"-Level Output Voltage	V _{OM}	V _{SS2} =-2.9V, I _{OH} =-4μA, I _{OL} =4μA, COM1-2		V _{SS2} /2	-0.2	V _{SS2} /2+0.2	V
"L"-Level Output Voltage	V _{OL2}	V _{SS2} =-2.9V, I _{OL} =4μA, COM1-2				V _{SS2} +0.2	V
"H"-Level Output Voltage	V _{OH3}	V _{SS2} =-2.4V, I _{OH} =-250μA, ALM, LIGHT, CNT1, CNT2		-0.65			V
"L"-Level Output Voltage	V _{OL3}	V _{SS2} =-2.4V, I _{OL} =250μA, ALM, LIGHT, CNT1, CNT2				V _{SS2} +0.65	V
"H"-Level Output Voltage	V _{OH4}	V _{SS2} =-2.9V, I _{OH} =-40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)		-0.4			V
"L"-Level Output Voltage	V _{OL4}	V _{SS2} =-2.9V, I _{OL} =40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)				V _{SS2} +0.4	V
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, I _{OH} =-10μA	Segment (output) port PAD No. 14 to 22, 57 to 64	-1	-0.3		V
"L"-Level Output Voltage	V _{OL6}	V _{SS2} =-2.4V, I _{OL} =40μA	QIP80 pin No. 3 to 11, 43 to 50			V _{SS2} +0.3	V _{SS2} +1
"H"-Level Output Voltage	V _{OH7}	V _{SS2} =-2.4V, I _{OH} =5μA	Segment (output) port PAD No. 23 to 34, 65 to 77	-1	-0.3		V
"L"-Level Output Voltage	V _{OL7}	V _{SS2} =-2.4V, I _{OL} =20μA	QIP80 pin No. 12 to 23, 51 to 63			V _{SS2} +0.3	V _{SS2} +1
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, I _{OH} =-10μA	Segment PAD No. 14 to 22, 57 to 64	-1	-0.3		V
Output OFF Leakage Current	I _{OFF}	V _{SS2} =-2.6V, V _{OUT} =V _{SS2}	QIP80 pin No. 3 to 11, 43 to 50			1	μA
Output Voltage (halver)	V _{SS1}	V _{SS2} =-2.9V, C ₁ =C ₂ =0.1μF, f _{opg} =32.768kHz, Fig. 5				-1.35	V
Current Dissipation	I _{DD1}	V _{SS2} =-2.9V, standard watch/clock operation, C ₁ =C ₂ =0.1μF, C _o =C _g =20pF, C _l =25kohm, Fig. 5		5.0			μA
Oscillation Start Voltage	V _{stt}	V _{SS1} =V _{SS2} , C _o =C _g =20pF, C _l =25kohm, Fig. 6		-2.2			V
Oscillation Hold Voltage	V _{HOLD}	V _{BAK} =V _{SS2} , C _o =C _g =20pF, C _l =25kohm, Fig. 5				-2.0	V
Oscillation Start Time	t _{stt}	V _{SS1} =V _{SS2} =-2.9V, C _o =C _g =20pF, C _l =25kohm, Fig. 6				10	s
Oscillation Correction Capacitance	10P	External pin		8	10	12	pF
	20P	OSCOUT		16	20	24	pF

Operation from Ag Battery [1/2 bias, 1/3 duty]**Absolute Maximum ratings at Ta=25±2°C, V_{DD}=0V**

Maximum Supply Voltage	V _{SS1}		-4.0 to +0.3	unit
	V _{SS2}	V _{SS2} =V _{SS3}	-4.0 to +0.3	V
Maximum Input Voltage	V _{IN1}	S1-4, M1-4, K1-4, P1-4, TEST1-3, 10P, OSCIN, INT, RES (M1-4, P1-4: Input mode)	V _{SS1} -0.3 to 0.3	V
Maximum Output Voltage	V _{OUT1}	TEST3, CUP2, OSCOUT, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)	V _{SS1} -0.3 to 0.3	V
	V _{OUT2}	SEGOUT, COM1-3, CUP1	V _{SS2} -0.3 to 0.3	V
Operating Temperature	T _{opr}		-20 to +65	°C
Storage Temperature	T _{stg}		-30 to +125	°C

Allowable Operating Conditions at Ta=25±2°C, V_{DD}=0V

			min	typ	max	unit
Supply Voltage	V _{SS1}		-1.65		-1.30	V
	V _{SS2}	V _{SS2} =V _{SS3}	-3.3		-2.4	V
"H"-Level Input Voltage	V _{IH}	S1-4, M1-4, K1-4, P1-4, INT, RES (M1-4, P1-4: Input mode)	-0.2		0	V
"L"-Level Input Voltage	V _{IL}	" "	V _{SS1}	V _{SS1} +0.2	V	
Operating Frequency	f _{opg}	Ta=-20 to +65 °C	32	33	kHz	

Electrical Characteristics at Ta=25±2°C, V_{DD}=0V

Input Resistance	R _{IN1A}	V _{SS1} =-1.55V, V _{IL} =V _{SS1} +0.2V, "L"-level hold tr., *1, Fig. 1	50	typ	500	kohm
	R _{IN1B}	V _{SS1} =-1.55V, "L"-level pull-in tr., *1, Fig. 1	200		2000	kohm
	R _{IN2A}	V _{SS1} =-1.55V, V _{IL} =V _{SS1} +0.2V, input mode, "L"-level hold tr., *2, Fig. 1	50		500	kohm
	R _{IN2B}	V _{SS1} =-1.55V, input mode, "L"-level hold tr., *2, Fig. 1	200		2000	kohm
	R _{IN3}	V _{SS1} =-1.55V, TEST1, 2, RES	10		300	kohm
"H"-Level Output Voltage	V _{OH1}	V _{SS1} =-1.55V, I _{OH} =-0.4μA, SEGOUT	-0.2			V
"L"-Level Output Voltage	V _{OL1}	V _{SS1} =-1.55V, I _{OL} =0.4μA, SEGOUT			V _{SS2} +0.2	V
"H"-Level Output Voltage	V _{OH2}	V _{SS1} =-1.55V, I _{OH} =-4μA, COM1-3	-0.2			V
"M"-Level Output Voltage	V _{OM}	V _{SS1} =-1.55V, I _{OH} =-4μA, I _{OL} =4μA, COM1-3	V _{SS1} -0.2		V _{SS1} +0.2	V
"L"-Level Output Voltage	V _{OL2}	V _{SS1} =-1.55V, I _{OL} =4μA, COM1-3			V _{SS2} +0.2	V
"H"-Level Output Voltage	V _{OH3}	V _{SS1} =-1.35V, I _{OH} =-250μA, ALM, LIGHT, CNT1, CNT2	-0.65			V
"L"-Level Output Voltage	V _{OL3}	V _{SS1} =-1.35V, I _{OL} =250μA, ALM, LIGHT, CNT1, CNT2			V _{SS1} +0.65	V
"H"-Level Output Voltage	V _{OH4}	V _{SS1} =-1.55V, I _{OH} =-20μA, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.2			V
"L"-Level Output Voltage	V _{OL4}	V _{SS1} =-1.55V, I _{OL} =20μA, M1-4, P1-4 (M1-4, P1-4: Output mode)			V _{SS1} +0.2	V
Output Voltage (doubler)	V _{SS2}	V _{SS1} =-1.35V, C ₁ =C ₂ =0.1μF, f _{opg} =32.768kHz, Fig. 2			-2.5	V
Current Dissipation	I _{DD1}	V _{SS1} =-1.55V, standard watch/clock operation, C ₁ =C ₂ =0.1μF, C _o =C _g =20pF, C _i =25kohm, Fig. 2	2.0			μA
Oscillation Start Voltage	V _{sst}	C _o =C _g =20pF, C _i =25kohm, Fig. 3	-1.35			V
Oscillation Hold Voltage	V _{HOLD}	V _{BAK} =V _{SS1} , C _o =C _g =20pF, C _i =25kohm, Fig. 2	-1.65		-1.30	V
Oscillation Start Time	t _{sst}	V _{SS1} =-1.35V, C _o =C _g =20pF, C _i =25kohm, Fig. 3			10	s
Oscillation Correction Capacitance	10P	External pin	8	10	12	pF
	20P	OSCOUT	16	20	24	pF

Operation from Li Battery [1/2 bias, 1/3 duty]**Absolute Maximum Ratings at $T_a=25\pm 2^\circ C$, $V_{DD}=0V$**

Maximum Supply Voltage	V_{SS1}	$V_{BAK}=V_{SS1}$ or V_{SS2}	-4.0 to +0.3	unit
	V_{SS2}	$V_{SS2}=V_{SS3}$, $V_{BAK}=V_{SS1}$ or V_{SS2}	-4.0 to +0.3	V
Maximum Input Voltage	V_{IN1}	10P, OSCIN, TEST3	$V_{BAK}-0.3$ to 0.3	V
	V_{IN2}	S1-4, M1-4, K1-4, P1-4, TEST1, TEST2, INT, RES (M1-4, P1-4: Input mode)	$V_{SS2}-0.3$ to 0.3	V
Maximum Output Voltage	V_{OUT1}	TEST3, CUP2, OSCOUT	$V_{BAK}-0.3$ to 0.3	V
	V_{OUT2}	SEGOUT, COM1-3, CUP1, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)	$V_{SS2}-0.3$ to 0.3	V
Operation Temperature	T_{op}		-20 to +65	$^\circ C$
Storage Temperature	T_{stg}		-30 to +125	$^\circ C$

Allowable Operating Conditions at $T_a=25\pm 2^\circ C$, $V_{DD}=0V$

			min	typ	max	unit
Supply Voltage	V_{BAK}		-3.6	-1.3		V
	V_{SS2}	$V_{SS2}=V_{SS3}$	-3.6	-2.0		V
"H"-Level Input Voltage	V_{IH}	S1-4, K1-4, M1-4, P1-4, INT RES (M1-4, P1-4: Input mode)	-0.4	0		V
"L"-Level Input Voltage	V_{IL}	" "			$V_{SS2}+0.4$	V
Operating Frequency	fopg	$T_a=-20$ to $+65^\circ C$	32	33		kHz

Electrical Characteristics at $T_a=25\pm 2^\circ C$, $V_{DD}=0V$

Input Resistance	R_{IN1A}	$V_{SS2}=-2.9V$, $V_{IL}=V_{SS2}+0.4V$, "L"-level hold tr., *1, Fig. 4	50	500	kohm
	R_{IN1B}	$V_{SS2}=-2.9V$, "L"-level pull-in tr., *1, Fig. 4	200	2000	kohm
	R_{IN2A}	$V_{SS2}=-2.9V$, $V_{IL}=V_{SS2}+0.4V$, input mode, "L"-level hold tr., *2, Fig. 4	50	500	kohm
	R_{IN2B}	$V_{SS2}=-2.9V$, input mode, "L"-level pull-in tr., *2, Fig. 4	200	2000	kohm
	R_{IN3}	$V_{SS2}=-2.9V$, TEST1, 2, RES	10	300	kohm
"H"-Level Output Voltage	V_{OH1}	$V_{SS2}=-2.9V$, $I_{OH}=-0.4\mu A$, SEGOUT	-0.2		V
"L"-Level Output Voltage	V_{OL1}	$V_{SS2}=-2.9V$, $I_{OL}=0.4\mu A$, SEGOUT		$V_{SS2}+0.2$	V
"H"-Level Output Voltage	V_{OH2}	$V_{SS2}=-2.9V$, $I_{OH}=-4\mu A$, COM1-3	-0.2		V
"M"-Level Output Voltage	V_{OM}	$V_{SS2}=-2.9V$, $I_{OH}=-4\mu A$, $I_{OL}=4\mu A$, COM1-3		$V_{SS2}/2-0.2$	$V_{SS2}/2+0.2$ V
"L"-Level Output Voltage	V_{OL2}	$V_{SS2}=-2.9V$, $I_{OL}=4\mu A$, COM1-3			$V_{SS2}+0.2$ V
"H"-Level Output Voltage	V_{OH3}	$V_{SS2}=-2.4V$, $I_{OH}=-250\mu A$, ALM, CNT1, CNT2	-0.65		V
"L"-Level Output Voltage	V_{OL3}	$V_{SS2}=-2.4V$, $I_{OL}=250\mu A$, ALM, CNT1, CNT2			$V_{SS2}+0.65$ V
"H"-Level Output Voltage	V_{OH4}	$V_{SS2}=-2.4V$, $I_{OH}=-150\mu A$, LIGHT	-1.5		V
"L"-Level Output Voltage	V_{OL4}	$V_{SS2}=-2.4V$, $I_{OL}=150\mu A$, LIGHT			$V_{SS2}+1.5$ V
"H"-Level Output Voltage	V_{OH5}	$V_{SS2}=-2.9V$, $I_{OH}=-40\mu A$, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.4		V
"L"-Level Output Voltage	V_{OL5}	$V_{SS2}=-2.9V$, $I_{OH}=40\mu A$, M1-4, P1-4 (M1-4, P1-4: Output mode)			$V_{SS2}+0.4$ V
"H"-Level Output Voltage	V_{OH6}	$V_{SS2}=-2.4V$, $I_{OH}=-10\mu A$ Segment (output) PAD No. 14 to 22,	-1	-0.3	V
"L"-Level Output Voltage	V_{OL6}	$V_{SS2}=-2.4V$, $I_{OL}=40\mu A$ 57 to 64 QIP80 pin No. 3 to 11, 43 to 50			$V_{SS2}+0.3$ $V_{SS2}+1$ V
"H"-Level Output Voltage	V_{OH7}	$V_{SS2}=-2.4V$, $I_{OH}=-5\mu A$ Segment (output) PAD No. 23 to 34,	-1	-0.3	V
"L"-Level Output Voltage	V_{OL7}	$V_{SS2}=-2.4V$, $I_{OL}=20\mu A$ 65 to 77 QIP80 pin No. 12 to 23, 51 to 63			$V_{SS2}+0.3$ $V_{SS2}+1$ V

Continued on next page.

Continued from preceding page.

			min	typ	max	unit
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, I _{OH} =-10μA	-1	-0.3		V
Output OFF Leakage Current	I _{OFF}	V _{SS2} =-2.6V, V _{OUT} =V _{SS2}			1	μA
Output Voltage (halver)	V _{SS1}	V _{SS2} =-2.9V, C ₁ =C ₂ =0.1μF, f _{opg} =32.768kHz			-1.35	V
Current Dissipation	I _{DD1}	V _{SS2} =-2.9V, standard watch/clock operation, C ₁ =C ₂ =0.1μF, C _O =C _G =20pF, C _I =25kohm, Fig. 5		1.0		μA
Oscillation Start Voltage	V _{stt}	V _{SS1} =V _{SS2} , C _O =C _G =20pF, C _I =25kohm, Fig. 6				V
Oscillation Hold Voltage	V _{HOLD}	V _{BAK} =V _{SS1} =V _{SS2} /2, C _O =C _G =20pF, C _I =25kohm, Fig. 5			-2.6	V
Oscillation Start Time	t _{stt}	V _{SS1} =V _{SS2} =-2.9V, C _O =C _G =20pF, C _I =25kohm, Fig. 6			10	s
Oscillation Correction Capacitance	10P	External pin	8	10	12	pF
	20P	OSCOUT	16	20	24	pF

Operation from EXTV [1/2 bias, 1/3 duty]**Absolute Maximum Ratings at Ta=25±2°C, V_{DD}=0V**

				unit
Maximum Supply Voltage	V _{SS1}		-4.0 to +0.3	V
	V _{SS2}	V _{SS2} =V _{SS3}	-4.0 to +0.3	V
Maximum Input Voltage	V _{IN1}	10P, OSCIN, TEST3	V _{SS1} -0.3 to 0.3	V
	V _{IN2}	S1-4, M1-4, K1-4, P1-4, TEST1, TEST2, INT, RES (M1-4, P1-4: Input mode)	V _{SS2} -0.3 to 0.3	V
Maximum Output Voltage	V _{OUT1}	TEST3, CUP2, OSCOUT	V _{SS1} -0.3 to 0.3	V
	V _{OUT2}	SEGOUT, COM1-3, CUP1, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)	V _{SS2} -0.3 to 0.3	V
Operating Temperature	T _{opr}		-20 to 65	°C
Storage Temperature	T _{stg}		-30 to +125	°C

Allowable Operating Conditions at Ta=25±2°C, V_{DD}=0V

			min	typ	max	unit
Supply Voltage	V _{SS1}		-3.6	-1.3		V
	V _{SS2}	V _{SS2} =V _{SS3}	-3.6	-2.0		V
"H"-Level Input Voltage	V _{IH}	S1-4, M1-4, K1-4, P1-4, INT, RES (M1-4, P1-4: Input mode)	-0.4	0		V
"L"-Level Input Voltage	V _{IL}	" "	V _{SS2}	V _{SS2} +0.4		V
Operating Frequency	f _{opg}	Ta=-20 to +65°C	32	33		kHz

Electrical Characteristics at Ta=25±2°C, V_{DD}=0V

			min	typ	max	unit
Input Resistance	R _{IN1A}	V _{SS2} =-2.9V, V _{IL} =V _{SS2} +0.4V, "L"-level hold tr., *1, Fig. 4	50		500	kohm
	R _{IN1B}	V _{SS2} =-2.9V, "L"-level pull-in tr., *1, Fig. 4	200		2000	kohm
	R _{IN2A}	V _{SS2} =-2.9V, V _{IL} =V _{SS2} +0.4V, input mode, "L"-level hold tr., *1, Fig. 4	50		500	kohm
	R _{IN2B}	V _{SS2} =-2.9V, input mode, "L"-level tr., *1, Fig. 4	200		2000	kohm
	R _{IN3}	V _{SS2} =-2.9V, TEST1, 2, RES	10		300	kohm
"H"-Level Output Voltage	V _{OH1}	V _{SS2} =-2.9V, I _{OH} =-0.4μA, SEGOUT	-0.2			V
"L"-Level Output Voltage	V _{OL1}	V _{SS2} =-2.9V, I _{OL} =0.4μA, SEGOUT			V _{SS2} +0.2	V
"H"-Level Output Voltage	V _{OH2}	V _{SS2} =-2.9V, I _{OH} =-4μA, COM1-3	-0.2			V
"M"-Level Output Voltage	V _{OM}	V _{SS2} =-2.9V, I _{OH} =-4μA, I _{OL} =4μA, COM1-3	V _{SS2} /2-0.2		V _{SS2} /2+0.2	V
"L"-Level Output Voltage	V _{OL2}	V _{SS2} =-2.9V, I _{OL} =4μA, COM1-3			V _{SS2} +0.2	V
"H"-Level Output Voltage	V _{OH3}	V _{SS2} =-2.4V, I _{OH} =-250μA, ALM, LIGHT, CNT1, CNT2	-0.65			V
"L"-Level Output Voltage	V _{OL3}	V _{SS2} =-2.4V, I _{OL} =250μA ALM, LIGHT, CNT1, CNT2			V _{SS2} +0.65	V

Continued on next page.

Continued from preceding page.

			min	typ	max	unit
"H"-Level Output Voltage	V _{OH4}	V _{SS2} =-2.9V, I _{OH} =-40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.4			V
"L"-Level Output Voltage	V _{OL4}	V _{SS2} =-2.9V, I _{OL} =40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)			V _{SS2} +0.4	V
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, Segment (output) port I _{OH} =-10μA PAD No. 14 to 22, 57 to 64	-1	-0.3		V
"L"-Level Output Voltage	V _{OL6}	V _{SS2} =-2.4V, Segment (output) port I _{OL} =40μA QIP80 pin No. 3 to 11, 43 to 50		V _{SS2} +0.3	V _{SS2} +1	V
"H"-Level Output Voltage	V _{OH7}	V _{SS2} =-2.4V, Segment (output) port I _{OH} =-5μA PAD No. 23 to 34,	-1	-0.3		V
"L"-Level Output Voltage	V _{OL7}	V _{SS2} =-2.4V, Segment (output) port I _{OL} =20μA QIP80 pin No. 65 to 77		V _{SS2} +0.3	V _{SS2} +1	V
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, Segment I _{OH} =-10μA PAD No. 14 to 22, 57 to 64	-1	-0.3		V
Output OFF Leakage Current	I _{OFF}	V _{SS2} =-2.6V, V _{OUT} =V _{SS2} QIP80 pin No. 3 to 11, 43 to 50			1	μA
Output Voltage (halver)	V _{SS1}	V _{SS2} =-2.9V, C ₁ =C ₂ =0.1μF, f _{opg} =32.768kHz			-1.35	V
Current Dissipation	I _{DD1}	V _{SS2} =-2.9V, standard watch/clock operation, C ₁ =C ₂ =0.1μF, C _o =C _g =20pF, C _l =25kohm, Fig. 5		5.0		μA
Oscillation Start Voltage	V _{stt}	V _{stt} =V _{SS2} , C _o =C _g =20pF, C _l =25kohm, Fig. 6	-2.2			V
Oscillation Hold Voltage	V _{HOLD}	V _{HOLD} =V _{SS2} , C _o =C _g =20pF, C _l =25kohm, Fig. 6		-2.0		V
Oscillation Start Time	t _{stt}	t _{stt} =V _{SS1} =-2.9V, C _o =C _g =20pF, C _l =25kohm, Fig. 6			10	s
Oscillation Correction Capacitance	10P	External pin	8	10	12	pF
	20P	OSCOUP	16	20	24	pF

Operation from Ag Battery [1/3 bias, 1/3 duty]**Absolute Maximum Ratings at Ta=25±2°C, V_{DD}=0V**

					unit
Maximum Supply Voltage	V _{SS1}			-4.0 to +0.3	V
	V _{SS2}			-4.0 to +0.3	V
	V _{SS3}			-5.5 to +0.3	V
Maximum Input Voltage	V _{IN1}	S1-4, M1-4, K1-4, P1-4, TEST1-3, 10P, OSCIN, INT, RES (M1-4, P1-4: Input mode)		V _{SS1} -0.3 to 0.3	V
Maximum Output Voltage	V _{OUT1}	TEST3, CUP2, OSCOUT, ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4 (M1-4, P1-4: Output mode)		V _{SS1} -0.3 to 0.3	V
	V _{OUT2}	SEGOUT, COM1, COM2, COM3, CUP1		V _{SS3} -0.3 to 0.3	V
Operating Temperature	T _{opr}			-20 to +65	°C
Storage Temperature	T _{stg}			-30 to +125	°C

Allowable Operating Conditions at Ta=25±2°C, V_{DD}=0V

			min	typ	max	unit
Supply Voltage	V _{SS1}		-1.65		-1.30	V
	V _{SS2}		-3.3		-2.4	V
	V _{SS3}		-4.95		-3.7	V
"H"-Level Input Voltage	V _{IH}	S1-4, M1-4, K1-4, P1-4, INT, RES (M1-4, P1-4: Input mode)	-0.2		0	V
"L"-Level Input Voltage	V _{IL}	" "		V _{SS1}	V _{SS1} +0.2	V
Operating Frequency	f _{opg}	Ta=-20 to +65°C	32		33	kHz

Electrical Characteristics at $T_a=25\pm2^\circ C$, $V_{DD}=0V$			
		min	typ
		max	unit
Input Resistance	R _{IN1A} V _{SS1} =-1.55V, V _{IL} =V _{SS1} +0.2V, "L"-level hold tr., *1, Fig. 7	50	500 kohm
	R _{IN1B} V _{SS1} =-1.55V, "L"-level pull-in tr., *1, Fig. 7	200	2000 kohm
	R _{IN2A} V _{SS1} =-1.55V, V _{IL} =V _{SS1} +0.2V, input mode, "L"-level hold tr., *2, Fig. 7	50	500 kohm
	R _{IN2B} V _{SS1} =-1.55V, input mode, "L"-level pull-in tr., *2, Fig. 7	200	2000 kohm
	R _{IN3} V _{SS1} =-1.55V, TEST1, 2, RES	10	300 kohm
"H"-Level Output Voltage	V _{OH1} V _{SS1} =-1.55V, I _{OH} =-0.4μA, SEGOUT	-0.2	V
"M1"-Level Output Voltage	V _{OM1-1} /V _{SS1} =-1.55V, I _{OH} =-0.4μA,	V _{SS1} -0.2	V _{SS1} +0.2
"M2"-Level Output Voltage	V _{OM2-1} I _{OL} =0.4μA, SEGOUT	V _{SS2} -0.2	V _{SS2} +0.2
"L"-Level Output Voltage	V _{OL1} V _{SS1} =-1.55V, I _{OL} =-0.4μA, SEGOUT	V _{SS3} -0.2	V _{SS3} +0.2
"H"-Level Output Voltage	V _{OH2} V _{SS1} =-1.55V, I _{OH} =-4μA, COM1, COM2, COM3	-0.2	V
"M1"-Level Output Voltage	V _{OM1-2} /V _{SS1} =-1.55V, I _{OL} =4μA,	V _{SS1} -0.2	V _{SS1} +0.2
"M2"-Level Output Voltage	V _{OM2-2} I _{OH} =-4μA, COM1, COM2, COM3	V _{SS2} -0.2	V _{SS2} +0.2
"L"-Level Output Voltage	V _{OL2} V _{SS1} =-1.55V, I _{OL} =4μA, COM1-3	V _{SS3} -0.2	V _{SS3} +0.2
"H"-Level Output Voltage	V _{OH3} V _{SS1} =-1.35V, I _{OH} =-250μA, ALM, LIGHT, CNT1, CNT2	-0.65	V
"L"-Level Output Voltage	V _{OL3} V _{SS1} =-1.35V, I _{OL} =250μA, ALM, LIGHT CNT1, CNT2	V _{SS1} +0.65	V
"H"-Level Output Voltage	V _{OH4} V _{SS1} =-1.55V, I _{OH} =-20μA, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.2	V
"L"-Level Output Voltage	V _{OL4} V _{SS1} =-1.55V, I _{OL} =20μA, (M1-4, P1-4: Output mode)	V _{SS1} +0.2	V
Output Voltage	V _{SS2} (V _{SS1} =-1.35V, C1 to C3=0.1μF, f _{opg} =32.768kHz, Fig. 8)	-2.5	V
	V _{SS3} (V _{SS1} =-1.35V, C1 to C3=0.1μF, Co=Cg=20pF, CI=25kohm, Fig. 8)	-3.75	V
Current Dissipation	I _{IDD1} V _{SS1} =-1.55V, standard watch/clock operation, C1 to C3=0.1μF, Co=Cg=20pF, CI=25kohm, Fig. 8	3.5	μA
Oscillation Start Voltage	V _{stt} Co=Cg=20pF, CI=25kohm, Fig. 9	-1.35	V
Oscillation Hold Voltage	V _{HOLD} V _{BAK} =V _{SS1} , Co=Cg=20pF, CI=25kohm, Fig. 8	-1.65	-1.30
Oscillation Start Time	t _{stt} V _{SS1} =-1.35V, Co=Cg=20pF, CI=25kohm, Fig. 9	10	s
Oscillation Correction	10P External pin	8	10
Capacitance	20P OSCOUT	16	20
			24 pF

Operating from Li Battery [1/3 bias, 1/3 duty]

Absolute Maximum Ratings at $T_a=25\pm2^\circ C$, $V_{DD}=0V$			
			unit
Maximum Supply Voltage	V _{SS1} V _{BAK} =V _{SS1} or V _{SS2}	-4.0 to +0.3	V
	V _{SS2} V _{BAK} =V _{SS1} or V _{SS2}	-4.0 to +0.3	V
	V _{SS3} V _{BAK} =V _{SS1} or V _{SS2}	-5.5 to +0.3	V
Maximum Input Voltage	V _{IN1} 10P, OSCIN, TEST3	V _{BAK} -0.3 to 0.3	V
	V _{IN2} S1-4, M1-4, K1-4, P1-4, TEST1, TEST2, INT, RES (M1-4, P1-4: Input mode)	V _{SS2} -0.3 to 0.3	V
Maximum Output Voltage	V _{OUT1} TEST3, OSCOUT	V _{BAK} -0.3 to 0.3	V
	V _{OUT2} ALARM, LIGHT, CNT1, CNT2, M1-4, P1-4, CUP2 (M1-4, P1-4: Output mode)	V _{SS2} -0.3 to 0.3	V
	V _{OUT3} SEGOUT 1-64, COM1 to COM3, CUP1	V _{SS3} -0.3 to 0.3	V
Operating Temperature	T _{opr}	-20 to +65	°C
Storage Temperature	T _{stg}	-30 to +125	°C

Allowable Operating Conditions at $T_a=25\pm2^\circ C$, $V_{DD}=0V$				
Supply Voltage	V_{BAK}	min	typ	
	V_{SS2}	-3.6	-1.3	
	V_{SS3}	-3.6	-2.0	
"H"-Level Input Voltage	V_{IH}	$V_{SS3} \approx V_{SS2} + V_{SS1}$ $S1-4, M1-4, K1-4, P1-4, INT, RES$ (M1-4, P1-4: Input mode)	-5.0 -0.4 0	-3.9
"L"-Level Input Voltage	V_{IL}	"	$V_{SS2}+0.4$	
Operating Frequency	f _{opg}	Ta = -20 to +65 °C	32 kHz	
Electrical Characteristics at $T_a=25\pm2^\circ C$, $V_{DD}=0V$				
Input Resistance	R_{IN1A}	$V_{SS2}=-2.9V, V_{IL}=V_{SS2}+0.4V$, "L"-level hold tr., *1, Fig. 10	50	500 kohm
	R_{IN1B}	$V_{SS2}=-2.9V$, "L"-level pull-in tr., *1, Fig. 10	200	2000 kohm
	R_{IN2A}	$V_{SS2}=-2.9V, V_{IL}=V_{SS2}+0.4V$, input mode, "L"-level hold tr., *2, Fig. 10	50	500 kohm
	R_{IN2B}	$V_{SS2}=-2.9V$, input mode, "L"-level pull-in tr., *2, Fig. 10	200	2000 kohm
	R_{IN3}	$V_{SS2}=-2.9V$, TEST1, 2, RES	10	300 kohm
"H"-Level Output Voltage	V_{OH1}	$V_{SS2}=-2.9V, I_{OH}=-0.4\mu A$, SEGOUT	-0.2	V
"M1"-Level Output Voltage	V_{OM1-1}	$V_{SS2}=-2.9V, I_{OH}=-0.4\mu A$,)	1/2 $V_{SS2}-0.2$	1/2 $V_{SS2}+0.2$
"M2"-Level Output Voltage	V_{OM2-1}	$I_{OL}=0.4\mu A$, SEGOUT	$V_{SS2}-0.2$	$V_{SS2}+0.2$
"L"-Level Output Voltage	V_{OL1}	$V_{SS2}=-2.9V, I_{OL}=0.4\mu A$, SEGOUT		$V_{SS3}+0.2$
"H"-Level Output Voltage	V_{OH2}	$V_{SS2}=-2.9V, I_{OH}=-4\mu A$, COM1-3	-0.2	V
"M1"-Level Output Voltage	V_{OM1-2}	$V_{SS2}=-2.9V, I_{OH}=-4\mu A$,)	1/2 $V_{SS2}-0.2$	1/2 $V_{SS2}+0.2$
"M2"-Level Output Voltage	V_{OM2-2}	$I_{OL}=4\mu A$, COM1, COM2, COM3	$V_{SS2}-0.2$	$V_{SS2}+0.2$
"L"-Level Output Voltage	V_{OL2}	$V_{SS2}=-2.9V, I_{OL}=4\mu A$, COM1-3		$V_{SS3}+0.2$
"H"-Level Output Voltage	V_{OH3}	$V_{SS2}=-2.4V, I_{OH}=-250\mu A$, ALM, CNT1, CNT2	-0.65	V
"L"-Level Output Voltage	V_{OL3}	$V_{SS2}=-2.4V, I_{OL}=250\mu A$, ALM, CNT1, CNT2		$V_{SS}+0.65$
"H"-Level Output Voltage	V_{OH4}	$V_{SS2}=-2.4V, I_{OH}=-150\mu A$, LIGHT	-1.5	V
"L"-Level Output Voltage	V_{OL4}	$V_{SS2}=-2.4V, I_{OL}=150\mu A$, LIGHT		$V_{SS2}+1.5$
"H"-Level Output Voltage	V_{OH5}	$V_{SS2}=-2.9V, I_{OH}=-40\mu A$, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.4	V
"L"-Level Output Voltage	V_{OL5}	$V_{SS2}=-2.9V, I_{OL}=40\mu A$, M1-4, P1-4 (M1-4, P1-4: Output mode)		$V_{SS2}+0.4$
"H"-Level Output Voltage	V_{OH6}	$V_{SS2}=-2.4V, I_{OH}=-10\mu A$, Segment (output port) PAD No. 14 to 22,	-1	-0.3
"L"-Level Output Voltage	V_{OL6}	$V_{SS2}=-2.4V, I_{OL}=40\mu A$, 57 to 64 QIP80 pin No. 3 to 11, 43 to 50		$V_{SS2}+0.3$ $V_{SS2}+1$
"H"-Level Output Voltage	V_{OH7}	$V_{SS2}=-2.4V, I_{OH}=-5\mu A$, Segment (output port) PAD No. 23 to 34,	-1	-0.3
"L"-Level Output Voltage	V_{OL7}	$V_{SS2}=-2.4V, I_{OL}=20\mu A$, 65 to 77 QIP80 pin No. 12 to 23, 51 to 63		$V_{SS2}+0.3$ $V_{SS2}+1$
"H"-Level Output Voltage	V_{OH6}	$V_{SS2}=-2.4V, I_{OH}=-10\mu A$, Segment PAD No. 14 to 22,	-1	-0.3
Output OFF Leakage Current	I_{OFF}	$V_{SS2}=-2.6V$, 57 to 64 $V_{OUT}=V_{SS2}$ QIP80 pin No. 3 to 11, 43 to 50		1 μA
Output Voltage	V_{SS1}	$(V_{SS2}=-2.9V, C1 to C4=0.1\mu F,)$		-1.35
	V_{SS3}	$(f_{opg}=32.768kHz, Fig. 11)$		-4.1
Current Dissipation	I_{DD1}	$V_{SS2}=-2.9V$, standard watch/clock operation, C1 to C4=0.1 μF , Co=Cg=20pF, Cl=250kohm, Fig. 11	2.0	μA
Oscillation Start Voltage	V_{stt}	$V_{SS1}=V_{SS2}$, Co=Cg=20pF, Cl=250kohm, Fig. 12	-1.35	V

LC5805

Continued from preceding page.

Oscillation Hold Voltage	V _{HOLD}	V _{BAK} =V _{SS1} =V _{SS2} /2, C _o =C _g =20pF, C _i =250kohm, Fig. 11	min	typ	max	unit
Oscillation Start Time	t _{stt}	V _{SS2} =-2.9V, V _{SS1} =V _{SS2} , C _o =C _g =20pF, C _i =25kohm, Fig. 12			10	s
Oscillation Correction Capacitance	10P 20P	External pin OSCOUT	8 16	10 20	12 24	pF pF

Operation from EXTV [1/3 bias, 1/3 duty]

Absolute Maximum Ratings at Ta=25±2°C, V_{DD}=0V

Maximum Supply Voltage	V _{SS1}	min	-4.0 to +0.3	unit
	V _{SS2}		-4.0 to +0.3	V
	V _{SS3}		-5.5 to +0.3	V
Maximum Input Voltage	V _{IN1}	10P, OSCIN, TEST3	V _{SS1} -0.3 to 0.3	V
	V _{IN2}	S1-4, M1-4, K1-4, P1-4, TEST1, 2, INT, RES (M1-4, P1-4: Input mode)	V _{SS1} -0.3 to 0.3	V
Maximum Output Voltage	V _{OUT1}	TEST3, OSCOUT	V _{SS1} -0.3 to 0.3	V
	V _{OUT2}	ALRM, LIGHT, CNT1, CNT2, M1-4, P1-4, CUP2 (M1-4, P1-4: Output mode)	V _{SS2} -0.3 to 0.3	V
	V _{OUT3}	SEGOUT1-64, COM1 to COM3, CUP1	V _{SS3} -0.3 to 0.3	V
Operating Temperature	T _{op}		-20 to +65	°C
Storage Temperature	T _{stg}		-30 to +125	°C

Allowable Operating Conditions at Ta=25±2°C, V_{DD}=0V,

Supply Voltage	V _{SS1}	min	-3.6	typ	-1.3	V
	V _{SS2}		-3.6		-2.0	V
	V _{SS3}		-5.0		-3.9	V
"H"-Level Input Voltage	V _{IH}	V _{SS3} =V _{SS2} +V _{SS1} S1-4, M1-4, K1-4, INT, RES (M1-4, P1-4: Input mode)	-0.4		0	V
"L"-Level Input Voltage	V _{IL}	"		V _{SS2}	V _{SS2} +0.4	V
Operating Frequency	f _{opg}	Ta=-20 to +65 °C	32		33	kHz

Electrical Characteristics at Ta=25±2°C, V_{DD}=0V

Input Resistance	R _{IN1A}	V _{SS2} =-2.9V, V _{IL} =V _{SS2} +0.4V, "L"-level hold tr., *1, Fig. 10	50	min	500	kohm
	R _{IN1B}	V _{SS2} =-2.9V, "L"-level pull-in tr., *1, Fig. 10	200		2000	kohm
	R _{IN2A}	V _{SS2} =-2.9V, V _{IL} =V _{SS2} +0.4V, input mode, "L"-level hold tr., *2, Fig. 10	50		500	kohm
	R _{IN2B}	V _{SS2} =-2.9V, input mode, "L"-level pull-in tr., *2, Fig. 10	200		2000	kohm
	R _{IN3}	V _{SS2} =-2.9V, TEST1, 2, RES	10		300	kohm
"H"-Level Output Voltage	V _{OH1}	V _{SS2} =-2.9V, I _{OH} =-0.4μA, SEGOUT	-0.2			V
"M1"-Level Output Voltage	V _{OM1-1}	V _{SS2} =-2.9V, I _{OH} =-0.4μA,)	1/2V _{SS2} -0.2		1/2V _{SS2} +0.2	V
"M2"-Level Output Voltage	V _{OM2-1}	I _{OL} =0.4μA, SEGOUT	V _{SS2} -0.2		V _{SS2} +0.2	V
"L"-Level Output Voltage	V _{OL1}	V _{SS2} =-2.9V, I _{OL} =0.4μA, SEGOUT			V _{SS3} +0.2	V
"H"-Level Output Voltage	V _{OH2}	V _{SS2} =-2.9V, I _{OH} =-4μA, COM1, COM2, COM3	-0.2			V
"M1"-Level Output Voltage	V _{OM1-2}	V _{SS2} =-2.9V, I _{OH} =-4μA,)	1/2V _{SS2} -0.2		1/2V _{SS2} +0.2	V
"M2"-Level Output Voltage	V _{OM2-2}	I _{OL} =4μA, COM1, COM2, COM3	V _{SS2} -0.2		V _{SS2} +0.2	V
"L"-Level Output Voltage	V _{OL2}	V _{SS2} =-2.9V, I _{OL} =4μA, COM1, COM2, COM3			V _{SS2} +0.2	V
"H"-Level Output Voltage	V _{OH3}	V _{SS2} =-2.4V, I _{OH} =-250μA, ALM, LIGHT, CNT1, CNT2	-0.65			V
"L"-Level Output Voltage	V _{OL3}	V _{SS2} =-2.4V, I _{OL} =250μA, ALM, LIGHT, CNT1, CNT2			V _{SS2} +0.65	V
"H"-Level Output Voltage	V _{OH4}	V _{SS2} =-2.9V, I _{OH} =-40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)	-0.4			V
"L"-Level Output Voltage	V _{OL4}	V _{SS2} =-2.9V, I _{OL} =40μA, M1-4, P1-4 (M1-4, P1-4: Output mode)			V _{SS2} +0.4	V

Continued on next page.

Continued from preceding page.

			min	typ	max	unit	
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, I _{OH} =-10μA	{Segment (output) port PAD No. 14 to 22, 57 to 64 QIP80 pin No. 3 to 11, 43 to 50}	-1	-0.3		V
"L"-Level Output Voltage	V _{OL6}	V _{SS2} =-2.4V, I _{OL} =40μA		V _{SS2} +0.3	V _{SS2} +1	V	
"H"-Level Output Voltage	V _{OH7}	V _{SS2} =-2.4V, I _{OH} =-5μA	{Segment (output) port PAD No. 23 to 34, 65 to 77 QIP80 pin No. 12 to 23, 51 to 63}	-1	-0.3		V
"L"-Level Output Voltage	V _{OL7}	V _{SS2} =-2.4V, I _{OL} =20μA		V _{SS2} +0.3	V _{SS2} +1	V	
"H"-Level Output Voltage	V _{OH6}	V _{SS2} =-2.4V, I _{OH} =-10μA	{Segment PAD No. 14 to 22, 57 to 64 QIP80 pin No. 3 to 11, 43 to 50}	-1	-0.3		V
Output OFF Leakage Current	I _{OFF}	V _{SS2} =-2.6V, V _{OUT} =V _{SS2}			1	μA	
Output Voltage	V _{SS1}	(V _{SS2} =-2.9V, C ₁ to C ₄ =0.1μF, f _{opg} =32.768kHz, Fig. 11)			-1.35	V	
	V _{SS3}				4.1	V	
Current Dissipation	I _{DD1}	V _{SS2} =-2.9V, standard watch/clock operation, C ₁ to C ₄ =0.1μF, C _o =C _g =20pF, C _l =250kohm, Fig. 11		5.0		μA	
Oscillation Start Voltage	V _{stt}	V _{SS1} =V _{SS2} , C _o =C _g =20pF, C _l =25kohm, Fig. 12		-2.2		V	
Oscillation Hold Voltage	V _{HOLD}	V _{BAK} =V _{SS2} , C _o =C _g =20pF, C _l =25kohm, Fig. 11			-2.0	V	
Oscillation Start Time	t _{stt}	V _{SS2} =-2.9V, V _{SS1} =V _{SS2} , C _o =C _g =20pF, C _l =25kohm, Fig. 12			10	s	
Oscillation Correction Capacitance	10P	External pin	8	10	12	pF	
	20P	OSCOUT	16	20	24	pF	

*1 S1·S2·S3·S4·INT·K1·K2·K3·K4

*2 M1·M2·M3·M4·P1·P2·P3·P4

Unit (capacitance: F)




Fig. 1 Input configuration of S1-4, M1-4, K1-4, P1-4, INT.




Fig. 7 Input configuration of S1-4, M1-4, K1-4, P1-4, INT




Fig. 2 Output voltage, current dissipation, oscillation hold voltage test circuit




Fig. 8 Output voltage, current dissipation, oscillation hold voltage test circuit




Fig. 3 Oscillation start voltage, oscillation start time, frequency stability test circuit




Fig. 9 Oscillation start voltage, oscillation start time, frequency stability test circuit




Fig. 4 Input configuration of S1-4, M1-4, K1-4, P1-4, INT




Fig. 10 Input configuration of S1-4, M1-4, K1-4, P1-4, INT




Fig. 5 Output voltage, current dissipation, oscillation hold voltage test circuit




Fig. 11 Output voltage, current dissipation, oscillation hold voltage test circuit




Fig. 6 Oscillation start voltage, oscillation start time, frequency stability test circuit




Fig. 12 Oscillation start voltage, oscillation start time, frequency stability test circuit




Fig. 13 Input configuration of S1-4, M1-4, K1-4, P1-4, INT




Fig. 15 Oscillation start voltage,
oscillation start time, frequency
stability test circuit




Fig. 14 Output voltage, current dissipation, oscillation hold voltage test circuit

Unit (capacitance: F)

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
 - Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
 - Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

INSTRUCTION SET OF LC5805

Summary of LC5805 Instructions

Symbol	Description	Symbol	Description	Symbol	Description
AC	: Accumulator	E/S F	: Interrupt/switch select flag	CSTF	: Chrono start flag
ACn	: Accumulator	BCF	: Backup flag	CMF	: Chrono mode flag
CF	: Carry flag	SCFn	: Start condition flag n	CDF	: Chrono data decoder flag
DP	: Data Pointer	PDF	: Pull-down flag	TM	: Timer
DPF	: Data pointer flag	HQF	: Halt request flag	L	: LCD latch
SP	: Strobe pointer	HEFn	: Halt release enable flag	()	: Contents
PC	: Program counter	HRFn	: Halt release request flag	↔	: Transfer direction, result
[P()]	: Contents of port ()	CC	: Chrono counter	∧	: AND
Rx	: Memory of address x	LSF	: Lap sample flag	∨	: OR
Rxn	: Memory-bit n of address x	LPF	: Lap mode flag	△	: Exclusive OR
IEFn	: Interrupt enable flag n				

Instruction Code	Mnemonic	Instruction code								Function	Description	Status flag to be affected	
		D15	D14	D13	D12	D11	D10	D9	D8				
Accumulator manipulation instructions: memory manipulation	CLA	Clear AC	0	1	0	1	1	0	1	0	AC ← 0	The AC contents are cleared.	
	RCF	Reset CF	1	1	1	0	1	1	0	0	CF ← 0	The CF contents are cleared.	CF
	SCF	Set CF	1	1	1	0	1	0	0	0	CF ← 1	The CF is set.	CF
	MRW Y, X	Move Rx to Working Register Ry	0	1	1	0	0	0	Y ₂	Y ₁	AC, Ry ← (Rx)	The memory (Rx) contents are loaded to the AC and working register (Ry).	
	MWR X, Y	Move Working Register Ry to Rx	0	1	1	0	0	1	Y ₂	Y ₁	AC, Rx ← (Ry)	The working register (Ry) contents are loaded to the AC and memory (Rx).	
	SRO X	Shift Right Rx & MSB=0	0	1	1	0	1	0	0	0	Rxn, ACn ← (Rxn+1)	The memory (Rx) contents are shifted right and 0 is loaded to the MSB. The same contents are loaded to the AC.	
	SRI X	Shift Right Rx & MSB=1	0	X ₆	X ₅	X ₄	X ₃	X ₂	X ₁	X ₀	Rxn, ACn ← (Rxn+1)	The memory (Rx) contents are shifted right and 1 is loaded to the MSB. The same contents are loaded to the AC.	
	SLO X	Shift Left Rx & LSB=0	0	1	1	0	1	0	1	0	Rxn, ACn ← (Rxn-1)	The memory (Rx) contents are shifted left and 0 is loaded to the LSB. The same contents are loaded to the AC.	
	SLI X	Shift Left Rx & LSB=1	0	X ₆	X ₅	X ₄	X ₃	X ₂	X ₁	X ₀	Rxn, ACn ← (Rxn-1)	The memory (Rx) contents are shifted left and 1 is loaded to the LSB. The same contents are loaded to the AC.	
	RAR X	Rotate Right Rx	0	1	1	0	1	1	0	0	Rxn, ACn ← (Rxn+1)	The memory (Rx) contents are rotated right. The same contents are loaded to the AC.	
	RAL X	Rotate Left Rx	0	X ₆	X ₅	X ₄	X ₃	X ₂	X ₁	X ₀	Rxn, ACn ← (Rxn-1)	The memory (Rx) contents are rotated left. The same contents are loaded to the AC.	
Operation instructions	MAF X	Move CF & WRF to AC & Rx	0	1	1	1	0	1	0	0	AC, Rx ← (CF)	The CF, contents are loaded to the AC and memory (Rx).	
			0	X ₆	X ₅	X ₄	X ₃	X ₂	X ₁	X ₀			
	MRA X	Move Rx to CF & WRF	0	0	0	0	1	1	1	1	CF ← (Rx)	The memory (Rx) contents are loaded to the CF. Bit has the same correspondence as for MAF X.	
	ADC X	Add AC to Rx with CF	0	1	0	0	0	0	0	0	AC ← (Rx)+(AC)+(CF)	The memory (Rx), AC, CF contents are binary-added and the result is loaded to the AC.	CF
	ADC* X	Add AC to Rx with CF	0	X ₆	X ₅	X ₄	X ₃	X ₂	X ₁	X ₀	AC, Rx ← (Rx)+(AC)+(CF)	The memory (Rx), AC, CF contents are binary-added and the result is loaded to the AC, Rx.	CF
	SBCX	Subtract AC from Rx with CF	0	1	0	0	0	0	1	0	AC, ← (Rx)+(AC)+(CF)	The AC, CF contents are binary-subtracted from the memory (Rx) contents and the result is placed in the AC.	CF
	SBC* X	Subtract AC from Rx with CF	0	X ₆	X ₅	X ₄	X ₃	X ₂	X ₁	X ₀	AC, ← (Rx)+(AC)+(CF)	The AC, CF contents are binary-subtracted from the memory (Rx) contents and the result is placed in the AC, Rx.	CF

Instruction group	Mnemonic	Instruction code								Function	Description	Status flag to be affected	
		D15	D14	D13	D12	D11	D10	D9	D8				
		D7	D6	D5	D4	D3	D2	D1	D0				
Arithmetic instructions	ADD X	Add AC to Rx	0	1	0	0	0	1	0	0	AC - (Rx)+(AC)	The memory (Rx), AC contents are binary-added and the result is loaded to the AC.	CF
	ADD* X	Add AC to Rx	0	1	0	0	0	1	0	1	AC, Rx - (Rx)+(AC)	The memory (Rx), AC contents are binary-added and the result is loaded to the AC, Rx.	CF
	SUB X	Subtract AC from Rx	0	1	0	0	0	1	1	0	AC - (Rx)+(AC)+1	The AC contents are binary subtracted from the memory (Rx) contents and the result is placed in the AC.	CF
	SUB* X	Subtract AC from Rx	0	1	0	0	0	1	1	1	AC, Rx - (Rx)+(AC)+1	The AC contents are binary subtracted from the memory (Rx) contents and the result is placed in the AC, Rx.	CF
	ADN X	Add AC to Rx	0	1	0	0	1	0	0	0	AC - (Rx)+(AC)	The memory (Rx), AC contents are binary-added and the result is loaded to the AC.	
	ADN* X	Add AC to Rx	0	1	0	0	1	0	0	1	AC, Rx - (Rx)+(AC)	The memory (Rx), AC contents are binary-added and the result is loaded to the AC, Rx.	
	AND X	And AC to Rx	0	1	0	0	1	0	1	0	AC - (Rx)Λ(AC)	The memory (Rx) contents and AC contents are ANDed and the result is loaded to the AC.	
	AND* X	And AC to Rx	0	1	0	0	1	0	1	1	AC, Rx - (Rx)Λ(AC)	The memory (Rx) contents and AC contents are ANDed and the result is loaded to the AC, Rx.	
	EOR X	Exclusive or AC to Rx	0	1	0	0	1	1	0	0	AC - (Rx)V(AC)	The memory (Rx), AC contents are exclusive-ORed and the result is loaded to the AC.	
	EOR* X	Exclusive or AC to Rx	0	1	0	0	1	1	0	1	AC, Rx - (Rx)V(AC)	The memory (Rx), AC contents are exclusive-ORed and the result is loaded to the AC, Rx.	
	OR X	OR AC to Rx	0	1	0	0	1	1	1	0	AC - (Rx)V(AC)	The memory (Rx), AC contents are ORed and the result is loaded to the AC.	
	OR* X	OR AC to Rx	0	1	0	0	1	1	1	1	AC, Rx - (Rx)V(AC)	The memory (Rx), AC contents are ORed and the result is loaded to the AC, Rx.	
	ADCI X, Y	Add Immediate data to Rx with CF:	0	1	0	1	0	0	0	0	AC - (Rx)+Y+(CF)	The memory (Rx) contents, Y, CF contents are binary-added and the result is loaded to the AC. The relation between absolute address of data memory (Rx) and X is as follows: Absolute address=XH+70H	CF
Bit manipulation instructions	ADCI* X, Y	Add Immediate data to Rx with CF	0	1	0	1	0	0	0	1	AC, Rx - (Rx)+Y+(CF)	The memory (Rx) contents, Y are binary-added and the result is loaded to the AC, Rx.	CF
	SBCI X, Y	Subtract Immediate date & CF from Rx	0	1	0	1	0	0	1	0	AC - (Rx)+Y+(CF)	Immediate data Y and the CF contents are binary-subtracted from the memory (Rx) contents and the result is placed in the AC.	CF
	SBCI* X, Y	Subtract Immediate data & CF from Rx	0	1	0	1	0	0	1	1	AC, Rx - (Rx)+Y+(CF)	Immediate data Y and the CF contents are binary-subtracted from the memory (Rx) contents and the result is placed in the AC, Rx.	CF
	ADDI X, Y	Add Immediate data to Rx	0	1	0	1	0	1	0	0	AC - (Rx)+Y	The memory (Rx) contents and Y are binary-added and the result is loaded to the AC.	CF
	ADDI* X, Y	Add Immediate data to Rx	0	1	0	1	0	1	0	1	AC, Rx - (Rx)+Y	The memory (Rx) contents and Y are binary-added and the result is loaded to the AC, Rx.	CF
	SUBI X, Y	Subtract Immediate data from Rx	0	1	0	1	0	1	1	0	AC - (Rx)+Y+1	Immediate data Y is binary subtracted from the memory (Rx) contents and the result is placed in the AC.	CF
	SUBI* X, Y	Subtract Immediate data from Rx	0	1	0	1	0	1	1	1	AC, Rx - (Rx)+Y+1	Immediate data Y is binary subtracted from the memory (Rx) contents and the result is placed in the AC, Rx.	CF
	ADNI X, Y	Add Immediate data to Rx	0	1	0	1	1	0	0	0	AC - (Rx)+Y	The memory (Rx) contents and Y are binary-added and the result is loaded to the AC.	
	ADNI* X, Y	Add Immediate data to Rx	0	1	0	1	1	0	0	1	AC, Rx - (Rx)+Y	The memory (Rx) contents and Y are binary-added and the result is loaded to the AC, Rx.	
	ANDI X, Y	And Immediate data to Rx	0	1	0	1	1	0	1	0	AC - (Rx)ΛY	The memory (Rx) contents and Y are ANDed and the result is loaded to the AC.	
	ANDI* X, Y	And Immediate data to Rx	0	1	0	1	1	0	1	1	AC, Rx - (Rx)ΛY	The memory (Rx) contents and Y are ANDed and the result is loaded to the AC, Rx.	
	EORI X, Y	Exclusive Or Y to Rx	0	1	0	1	1	1	0	0	AC - (Rx)VY	The memory (Rx) contents and Y are exclusive-ORed and the result is loaded to the AC.	
	EORI* X, Y	Exclusive Or Y to Rx	0	1	0	1	1	1	0	1	AC, Rx - (Rx)VY	The memory (Rx) contents and Y are exclusive-ORed and the result is loaded to the AC, Rx.	

Instruction group	Mnemonic	Instruction code								Function	Description	Status flag to be affected			
		D15	D14	D13	D12	D11	D10	D9	D8						
		D7	D6	D5	D4	D3	D2	D1	D0						
Operation instructions	ORI X, Y	Or Immediate data to Rx	0	1	0	1	1	1	1	0	AC → (Rx)VY	The memory (Rx) contents and Y are ORed and the result is loaded to the AC.			
	ORI* X, Y	Or Immediate data to Rx	0	1	0	1	1	1	1	1	AC, Rx → (Rx)VY	The memory (Rx) contents and Y are ORed and the result is loaded to the AC, Rx.			
Data pointer and Flag manipulation instructions	MDPL X	Move DPL to Rx	0	1	1	1	0	1	1	1	AC, Rx → (DPL)	The DPL contents are loaded to the memory (Rx).			
	MDPH X	Move DPH to Rx	0	1	1	1	0	1	1	0	AC, Rx → (DPH)	The DPH contents are loaded to the AC and memory (Rx).			
	MRDH X	Move Rx to DPH	0	1	1	0	1	0	1	1	DPH, AC → (Rx)	The memory (Rx) contents are loaded to the AC and DPH. (If the DPF is set with X=00H to 6FH, the memory (Rx) contents are not loaded to the DPH.)			
	MRDL X	Move Rx to DPL	0	1	1	0	1	0	0	1	DPL, AC → (Rx)	The memory (Rx) contents are loaded to the AC and DPL. (If the DPF is set with X=00H to 6FH, the memory (Rx) contents are not loaded to the DPL.)			
	MRSB X	Move Strobe Pointer	0	1	1	0	1	0	1	0	SP, AC → (Rx)	The memory (Rx) contents are loaded to the AC and SP.			
Data pointer and Flag manipulation instructions	SFI X	Set Flag 1 Group	1	1	1	0	1	0	X9	X8		The flag corresponding to the data specified with X9 to X0 is set.	CF DPF		
			X7	X6	X5	X4	X3	X2	X1	X0	Data of X9 to X0	X0=1	X1=1	X2=1	
										Instruction to be executed	SCF	SCEX	SCT1		
										Data of X9 to X0	X4=1	X5=1	X6=1	X7=1	
										Instruction to be executed	SFPD	COMD1	COMD2	SDPF	
Data pointer and Flag manipulation instructions	RF1 X	Reset Flag 1 Group	1	1	1	0	1	1	X9	X8		Used for test.			
			X7	X6	X5	X4	X3	X2	X1	X0					
Data pointer and Flag manipulation instructions	SF2 X	Set Flag 2 Group	1	1	1	1	0	0	X9	X8		The flag corresponding to the data specified with X9 to X0 is set.	BCF CMF CDF PDF HQF		
			X7	X6	X5	X4	X3	X2	X1	X0	Data of X9 to X0	X0=1	X1=1	X2=1	X3=1
										Instruction to be executed	SCHF1	SCHF2	SBAK	LON	
										Data of X9 to X0	X5=1	X6=1	X7=1	X8=1	
										Instruction to be executed	SPDF1	SPDF2	SPDF4	SPDF8	
Data pointer and Flag manipulation instructions	RF2 X	Reset Flag 2 Group	1	1	1	1	0	1	X9	X8		Each flag is reset corresponding to SF2.			
			X7	X6	X5	X4	X3	X2	X1	X0					
Load/store instructions	SDPF	Set DPF	1	1	1	0	1	0	0	0	DPF → 1	The DPF is set. The memory address is specified with the DP. If the instruction code address is 70H to 7FH, the instruction code address prevails.	DPF		
			1	0	0	0	0	0	0	0	≡SF1 80H				
Load/store instructions	RDPF	Reset DPF	1	1	1	0	1	1	0	0	DPF → 0	The DPF is reset.	DPF		
			1	0	0	0	0	0	0	0	≡RF1 80H				
Load/store instructions	STA X	Store AC to Rx	0	1	1	1	0	1	1	1	Rx → (AC)	The AC contents are loaded to the memory (Rx).			
	LDS X, D	Load AC with Data & Store AC to Rx	0	1	1	1	1	D3	D2	D1	AC, Rx → D	Immediate data D is loaded to the AC and memory (Rx).			
	LDA X	Load AC from Rx	0	1	1	0	1	0	0	0	AC → (Rx)	The memory (Rx) contents are loaded to the AC.			
CPU control instructions	HALT	HALT	1	1	1	1	1	1	1	1		The operation of CPU is stopped. The following 3 conditions cause the halt mode to be released. 1) An interrupt is accepted. 2) The signal change specified by the SSW instruction is applied to port S, K. 3) The halt release condition specified by the SIC instruction is met. When an interrupt is accepted to release the halt mode, the halt mode returns by executing the RTS instruction after completion of interrupt service.			

Instruction group	Mnemonic	Instruction code								Function	Description	Status flag to be affected	
		D15	D14	D13	D12	D11	D10	D9	D8				
		D7	D6	D5	D4	D3	D2	D1	D0				
CPU control instructions	SSW X	Set Switch State	1	1	1	0	0	0	0	X0 ~ X5	X0=1 X1=1 X2=1 X3=1	The data specified by X causes the halt mode to be released. The signal change at port S, K is specified. X0 ~ X5 Signal change at input port X0 ~ X5 Signal change at input port X0 ~ X8 Operation X0=1 X1=1 X2=1 X3=1 X4=1 X5=1 X6=1 X7=1 X8=1 X9=1 X10=1 X11=1 X12=1 X13=1 X14=1 X15=1 X16=1 X17=1 X18=1 X19=1 X20=1 X21=1 X22=1 X23=1 X24=1 X25=1 X26=1 X27=1 X28=1 X29=1 X30=1 X31=1	
			0	0	X5	X4	X3	X2	X1	X0	S1 S2 S3 S4		
	SIC X	Set/Reset Interrupt Enable Flag	1	1	1	1	1	0	1	X8	X0 ~ X8		
			X7	X6	X5	X4	X3	X2	X1	X0	X0=1	The IEF3 is set so that interrupt 3 (overflow from the divider) is accepted.	
										X1=1	The IEF2 is set so that interrupt 2 (overflow from the CC) is accepted.		
										X2=1	The IEF1 is set so that interrupt 1 (underflow from the TM) is accepted.		
										X3=1	The IEF0 is set so that interrupt 0 (mode shown below) is accepted. 1) Signal change at port S specified by the SSW. 2) Signal change at port K specified by the SSW. 3) Rise signal change at external interrupt pin INT. Refer to the operation for X8=1 also.		
										X4=1	The HEF3 is set so that overflow from the divider causes the halt mode to be released.		
										X5=1	The HEF2 is set so that overflow from the CC causes the halt mode to be released.		
										X6=1	The HEF1 is set so that underflow from the TM causes the halt mode to be released.		
										X7=1	The HEFO is set so that the halt mode is released when the rise signal change is applied to INT. In this case X8 must be 0.		
										X8=1	For X3=1, port S/K is selected at X8=1 (E/SF set); INT is selected at X8=0 (E/SF reset). In the case of X7=1, X8 must be 1.		
	SIC* X		1	1	1	1	1	1	1	0	Only X0 to X3 of the SIC instruction are significant. X4 to X8 remain unaffected.		
	MSB X	Move SCF & BCF to AC & Rx	0	1	1	1	0	1	0	1	AC, Rx ← SCF1~3 BCF	The SCF1 to 3 and BCF contents are loaded to the AC and memory (Rx).	The AC contents and the meaning of bit after execution of this instruction are as follows: Bit 0 ---- BCF: "1" at the backup mode Bit 1 ---- SCF1: "1" when the halt mode is released by the signal change at port K Bit 2 ---- SCF2: "1" when the halt mode is released by the SCF4 to 7 Bit 3 ---- SCF3: "1" when the halt mode is released by the signal change at port S
	MSC X	Move SCF to AC & Rx	1	X6	X5	X4	X3	X2	X1	X0	AC, Rx ← SCF4~7		
			0	X6	X5	X4	X3	X2	X1	X0	AC, Rx ← SCF4~7		The AC contents and the meaning of bit after execution of this instruction are as follows: Case where the corresponding bit is "1". Bit 0 ---- SCF4: The halt mode is released by overflow from the divider. Bit 1 ---- SCF5: The halt mode is released by overflow from the CC. Bit 2 ---- SCF6: The halt mode is released by underflow from the TM. Bit 3 ---- SCF7: The halt mode is released by the signal change at INT.
											The SIC instruction is used to specify that the INT/port S, K, TM, CC, divider should be specified for interrupt service, halt release, or no operation.		

LC5805

Instruction group	Mnemonic	Instruction code								Function	Description	Status flag to be affected	
		D15	D14	D13	D12	D11	D10	D9	D8				
		D7	D6	D5	D4	D3	D2	D1	D0				
CPU control instructions	NOP	No Operation	0	0	0	0	0	0	0				
	LON	Light ON	1	1	1	1	0	0	0	0	Set Light & HQF	The Light Out pin is made active and the halt request flag (HRQ) is set to cause the halt mode to be entered.	HQF
	LOFF	Light OFF	1	1	1	1	0	1	0	0	Reset Light & HQF	The Light Out pin is made nonactive and the HRQ is reset.	HQF
	SBAK	Set Back-up Mode	1	1	1	1	0	0	0	0	≡SF2 18H	VSS2 is applied to the logic unit at the Li battery power supply mode. The inverter size of the oscillator is approximately doubled at the Ag, Li battery, EXTV power supply mode.	BCF
	RBAK	Reset Back-up Mode	1	1	1	1	0	1	0	0	≡RF2 18H	The backup mode is released.	BCF
Chrono Instructions	MCD X	Move Chrono Counter Data to AC & Rx	0	1	1	1	0	1	0	0	AC,Rx← (CC)	The CC contents are loaded to the AC and memory (Rx).	
	MCF X	Move Chrono Flag to AC & Rx	0	1	1	1	0	1	0	1	AC,Rx←CMF,CSTF	The contents of each flag are loaded to the AC and memory (Rx).	
			0	X6	X5	X4	X3	X2	X1	X0		The AC contents after execution of this instruction are as follows: Bit 0 LSF: "1" at the CC overflow mode at LPF=1. Bit 1 LPF: "1" at the lap mode. Bit 2 CSTF: "1" at the chrono start mode. Bit 3 CMF: "1" at the chrono mode.	
	CCC	Clear CC	1	1	1	1	1	1	0	0	CC←0		LSF
	RLP	Reset LPF	1	1	1	1	1	1	0	0	LSF←0		
	CSP	Chrono Stop	1	1	1	1	1	1	0	0	LPF←0	The lap mode is released.	LPF
	CST	Chrono Start	1	1	1	1	1	1	0	1	PLC 040H	1/100 second pulse is inhibited from being applied to the CC.	CSTF
	SCEX	Set CC External Input Mode	1	1	1	0	1	0	0	0	CSTF←0	The CC input connected to K4 pin, instead of 1/100 pulse. At the initial mode the CC input is connected to 1/100 pulse.	
	RCEX	Reset CC External Input Mode	1	1	1	0	1	1	0	0	PLC 080H	1/100 second pulse is applied to the CC.	
	SCHF X	Set Chrono Flag	1	1	1	1	0	0	0	0	≡PLC 100H	The CC input is connected to 1/100 pulse.	
RCHF X	Reset Chrono Flag	1	1	1	1	0	1	0	0	0	≡SF1↓2	The CC input is connected to 1/100 pulse.	
			0	0	0	0	0	0	1	0	≡RF1↓2	The CMF and CDF are set. When the CMF is set, the chrono start/stop, lap/stop release mode can be controlled by the signal at port S or the dedicated Instruction. When the CDF is set, the data decoder is connected to the CC.	CMF CDF At the initial mode the CMF and CDF are reset.
			1	1	1	1	0	0	0	0	CMF ← 1 (at X0=1)	The CMF and CDF are reset.	CMF CDF
			0	0	0	0	0	0	0	X1 X0	CDF ← 0 (at X1=1)		
											≡ One of SF2		

LC5805

Instruction Group	Mnemonic	Instruction code								Function	Description	Status flag to be affected						
		D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
Input/Output Instructions	IPP X	Input Port P to AC & Rx	0 1 1 1 0 0 0 1 1 X6 X5 X4 X3 X2 X1 X0	Rx, AC → [P(P)]		The input data at input/output port P is loaded to the AC and memory (Rx).												
	IPS X	Input Port S to AC & Rx	0 1 1 1 0 0 0 0 0 X6 X5 X4 X3 X2 X1 X0	Rx, AC → [P(S)]		The input data at input port S is loaded to the AC and memory (Rx).												
	IPM X	Input Port M to AC & Rx	0 1 1 1 0 0 0 0 1 X6 X5 X4 X3 X2 X1 X0	Rx, AC → [P(M)]		The input data at input/output port M is loaded to the AC and memory (Rx).												
	IPK X	Input Port K to AC & Rx	0 1 1 1 0 0 0 1 0 X6 X5 X4 X3 X2 X1 X0	Rx, AC → [P(K)]		The input data at input port K is loaded to the AC and memory (Rx).												
	OPP X	Output Rx to Port P	0 0 0 0 0 0 0 0 1 X6 X5 X4 X3 X2 X1 X0	[P(P)] ← Rx		The memory (Rx) contents are loaded to input/output port P.												
	OPM X	Output Rx to Port M	0 0 0 0 1 1 1 1 0 X6 X5 X4 X3 X2 X1 X0	[P(M)] ← Rx		The memory (Rx) contents are loaded to input/output port M.												
	SCT1	Set CNT OUT 1	1 1 1 0 1 0 0 0 0 0 0 0 0 1 0 0	≡SF1 4		The CNT1 OUT pin is made active (ON).												
	RCT1	Reset CNT OUT 1	1 1 1 0 1 1 0 0 0 0 0 0 0 1 0 0	≡RF1 4		The CNT1 OUT pin is made nonactive (OFF).												
	SCT2	Set CNT OUT 2	1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0	≡SF2 200H		The CNT2 OUT pin is made active (ON).												
	RCT2	Reset CNT OUT 2	1 1 1 1 0 1 1 0 0 0 0 0 0 0 0 0	≡RF2 200H		The CNT2 OUT pin is made nonactive (OFF).												
	SLGT	Set Light	1 1 1 1 0 0 0 0 0 0 0 1 0 0 0 0	≡SF2 10H		The LIGHT OUT pin is made active (ON). (Refer to the LON instruction.)												
	RLGT	Reset Light	1 1 1 1 0 1 0 0 0 0 0 1 0 0 0 0	≡RF2 10H		The LIGHT OUT pin is made nonactive (OFF). (Refer to the LOFF instruction.)												
	SAS X	Set Alarm Sound	1 1 1 1 1 0 0 X8 X7 X6 X5 X4 X3 X2 X1 X0	The waveform specified by X8 to X0 is delivered at the Alarm Out pin.				X7=X0	X0=1	X1=1	X2=1	X3=1	X4=1					
								Enable Signal	32Hz	16Hz	8Hz	4Hz	2Hz					
								X7=X0	X5=1	X6X7=1	X6X7=1	X6X7=1	X6X7=1					
								Enable Signal	1Hz	1kHz	2kHz	4kHz	DC					
								At Xg=1 the signal specified by X6, X7 is enabled.										
	RAS	Reset Alarm Sound	1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0	≡SAS 0		The Alarm Out pin is made nonactive (OFF)..												
	COMD X	Change to Output Mode	1 1 1 0 1 0 0 0 0 X1 X0 0 0 0 0 0	≡One of SF1		Input/output port M or P is changed to the output mode. At the initial mode the port is in the input mode. X=1, X=2, X=3 correspond to port M, port P, port M, P respectively.										COMD		
	CIMD X	Change to Input Mode	1 1 1 0 1 1 0 0 0 X1 X0 0 0 0 0 0	≡ One of RF1		Input/output port M or P is changed to input port.										COMD		
	SPDF X	Set PDF	1 1 1 1 0 0 0 X3 X2 X1 X0 0 0 0 0 0	PDF → 1 ≡ One of SF2		The pull-down MOS transistor at the corresponding input port is turned ON.										PDF		
								X0 ~ X3	X0=1	X1=1	X2=1	X3=1						
								Corresponding port	S	M	K, INT	P						
	RPDF X	Reset PDF	1 1 1 1 0 1 0 X3 X2 X1 X0 0 0 0 0 0	PDF → 0 ≡ One of RF2												PDF		

LC5805

Instruction group	Mnemonic	Instruction code								Function	Description	Status flag to be affected	
		D15	D14	D13	D12	D11	D10	D9	D8				
		D7	D6	D5	D4	D3	D2	D1	D0				
Input/output instructions	WRT Y, X	Write Rx to LCD Latch (Ly)	0	0	0	0	Y4	Y3	Y2	Y1	Y=00H, 01H, 1EH, 1FH causes a different instruction to occur. For input/output of the data decoder, refer to page 60.	The memory (Rx) contents are loaded to the LCD latch (Ly) through the data decoder. For DPF=1, X=00H to 6FH, the address of Rx is specified by DP; the address of Ly is specified by SP.	
	WRB Y, X	Write Rx to LCD Latch (Ly)	0	0	0	1	Y4	Y3	Y2	Y1			
	WRC Y, X	Write Rx to LCD Latch (Ly)	0	0	1	0	Y4	Y3	Y2	Y1			
	WRP Y, X	Write Rx to LCD Latch (Ly)	0	0	1	1	Y4	Y3	Y2	Y1			
Jump instructions	JMP X	Jump	1	1	0	0	0	X10	X9	X8	PC10~PC0 ~ X10~X0	The data specified by X10 to X0 is loaded to the PC to produce an unconditional jump.	
	BAB0 X	Branch on AC bit 0 High	1	0	0	0	0	X10	X9	X8	PC10~PC0 ~ X10~X0	If bit 0 of the AC is "1", a jump occurs. If "0", the PC is incremented +1.	
	BAB1 X	Branch on AC bit 1 High	1	0	0	0	1	X10	X9	X8	PC10~PC0 ~ X10~X0	If bit 1 of the AC is "1", a jump occurs. If "0", the PC is incremented +1.	
	BAB2 X	Branch on AC bit 2 High	1	0	0	1	0	X10	X9	X8	PC10~PC0 ~ X10~X0	If bit 2 of the AC is "1", a jump occurs. If "0", the PC is incremented +1.	
	BAB3 X	Branch on AC bit 3 High	1	0	0	1	1	X10	X9	X8	PC10~PC0 ~ X10~X0	If bit 3 of the AC is "1", a jump occurs. If "0", the PC is incremented +1.	
	BANZ X	Branch on AC not Zero	1	0	1	0	0	X10	X9	X8	PC10~PC0 ~ X10~X0	If the AC is not "0", a jump occurs. If "0", the PC is incremented +1.	
	BAZ X	Branch on AC Zero	1	0	1	1	0	X10	X9	X8	PC10~PC0 ~ X10~X0	If the AC is "0", a jump occurs. If not "0", the PC is incremented +1.	
	BCNH X	Branch on CF not High	1	0	1	0	1	X10	X9	X8	PC10~PC0 ~ X10~X0	If the CF is "0", a jump occurs. If "1", the PC is incremented +1.	
	BCH X	Branch on CF High	1	0	1	1	1	X10	X9	X8	PC10~PC0 ~ X10~X0	If the CF is "1", a jump occurs. If "0", the PC is incremented +1.	
Subroutine instructions	CALL X	Call Subroutine	1	1	0	0	1	X10	X9	X8	STACK ~ (PC)+1	A subroutine is called.	
	RTS	Return from Subroutine	1	1	0	1	0	0	0	0	PC ~ (STACK)	A return from a subroutine occurs.	
	POP	POP the stack	1	1	0	1	1	0	0	0		The stack pointer is popped -1.	

LC5805

Instruction No.	Mnemonic	Instruction code								Function	Description	Status flag to be affected
		D15	D14	D13	D12	D11	D10	D9	D8			
		D7	D6	D5	D4	D3	D2	D1	D0			
STM X	Set Timer	1	1	1	0	0	1	X9	X8	For the relation between X data and time setting, refer to page .	The data specified by X9 to X0 is loaded to the TM to start the TM.	
RTM	Reset Timer	1	1	1	1	1	1	0	0	≡PLC 4	The TM stops operating. When using the TM to release the halt mode, this instruction is executed to stop the TM and to reset the halt release request signal. When the timer interrupt is accepted, the TM stops operating automatically.	
SFPD	Set High Frequency Pre-Divider Over Flow Mode	1	1	1	0	1	0	0	0	≡SF1 10H	Overflow signal from the divider is changed from 2Hz to 4Hz. When watch count is based on this 2Hz/4Hz signal, this instruction must be executed so that no error occurs in watch operation.	
RFPD	Reset High Frequency Pre-Divider Over Flow Mode	1	1	1	0	1	1	0	0	≡RF1 10H	Overflow signal from the divider is changed from 4Hz to 2Hz. At the initial mode 2Hz is set.	
PLC X	Pulse Control	1	1	1	1	1	1	0	X8		The pulse corresponding to the data specified by X8 to X0 is generated.	HRF0~3
		X7	X6	X5	X4	X3	X2	X1	X0	X0~X8	Mode after execution of instruction	
										X0=1	Halt release request flag HRF3 caused by overflow from the divider is reset.	
										X1=1	Halt release request flag HRF2 caused by overflow from the CC is reset.	
										X2=1	Halt release request flag HRF1 caused by overflow from the TM is reset.	
										X3=1	Halt release request flag HRF0 caused by the signal at input port S, K or INT is reset.	
										X4=1	The last 5 bits of the divider (15 bits) are reset. When executing this instruction, X0 must be set to "1".	
										X5=1	The CC and LSF are cleared. When executing this instruction, X1 must be set to "1". Same as the CCC instruction.	
										X6=1	Same as the RLP instruction.	
										X7=1	Same as the CSP instruction.	
										X8=1	Same as the CST instruction.	

Note) 4Hz of the SFPD, RFPD instructions is for the chip (LC5805F/5899F) whose cycle time is 244μs.
 8Hz is for the chip (LC5805G/5899G) whose cycle time is 122μs.

Input/Output of data decoder at WRT instruction execution mode

Input data	Output data							
	a	b	c	d	e	f	g	h
0	1	1	1	1	1	1	0	0
1	0	1	1	0	0	0	0	0
2	1	1	0	1	1	0	1	0
3	1	1	1	1	0	0	1	0
4	0	1	1	0	0	1	1	0
5	1	0	1	1	0	1	1	0
6	1	0	1	1	1	1	1	0
7	1	1	1	0	0	0	0	0
8	1	1	1	1	1	1	1	0
9	1	1	1	1	0	1	1	0
A/B	1	0	0	1	1	1	1	0
C/D	0	0	0	0	0	0	1	0
E/F	0	0	0	0	0	0	0	0

Input/output of data decoder at WRC instruction execution mode

Input data	Output data							
	a	b	c	d	e	f	g	h
0	0	0	0	0	0	0	0	1
1	0	1	0	0	0	0	0	0
2	0	0	0	1	0	0	0	0
3	0	0	1	0	0	0	0	0
4	0	0	0	0	0	1	0	0
5	0	0	0	0	0	0	1	0
6	0	0	0	0	1	0	0	0
7	1	0	0	0	0	0	0	0
8~F	0	0	0	0	0	0	0	0

Input/output of data decoder WRP instruction execution mode

Input data	(Rx0)	(Rx1)	(Rx2)	(Rx3)	(AC0)	(AC1)	(AC2)	(AC3)
Output data	a	b	c	d	e	f	g	h

Data specified by X9 to X0 and set time at STM instruction execution mode

Set value									Set time (μ s)	
X9	X8	X7	X6	X5	X4	X3	X2	X1	X0	
0	0	0	0	0	0	0	0	0	0	244
0	0	0	0	0	0	0	0	0	1	488
0	0	0	0	0	0	0	1	0		732
		\$		\$		\$				\$
1	1	1	1	1	1	1	1	0	1	249512
1	1	1	1	1	1	1	1	1	0	249756
1	1	1	1	1	1	1	1	1	1	250000

Note) The set time is for the chip (LC5805F/5899F) whose cycle time is 244 μs.
For the chip (LC5805G/5899G) whose cycle time is 122 μs, the set time is halved.