# C651154N, 651154F, 651154L, LC651152N, 651152F, 651152L

### Four-Bit CMOS Microcontrollers for Small-Scale Control Applications

### Preliminary

## Overview

The LC651154N/F/L and the LC651152N/F/L are the small-scale control application versions of Sanyo's LC6500 series of 4-bit single-chip CMOS microcontrollers, and feature the same basic architecture and instruction set. These microcontrollers include an 8input 8-bit A/D converter and are appropriate for use in a wide range of applications, from applications with a small number of circuits and controls that were previously implemented in standard logic to applications with a larger scale such as home appliances, automotive equipment, communications equipment, office equipment, and audio equipment such as decks and players. Also note that since these ICs provide the same basic functions (certain functions and specifications do differ) as, and are pin compatible with the earlier LC651104N/F/L and LC651102N/F/L, they can replace those ICs in most cases.

### **Features**

- Fabricated in a CMOS process for low power (A standby function that can be invoked under program control is also provided.)
- ROM/RAM

LC651154N/F/L ROM: 4K × 8 bit	is,
RAM: 256 × 4 bi	ts
LC651152N/F/L - ROM: 2K × 8 bit	ts,
RAM: 256 × 4 bi	ts

- Instruction set: The 80-instruction set common to the LC6500 family
- Wide operating supply voltage range: 2.2 to 6.0 V (L versions)
- Instruction cycle time: 0.92 µs (F versions)
- On-chip serial I/O function
- Flexible I/O ports
  - Number of ports: 6 ports with a total of 22 pins

- All ports:
  - $\cdot$  Are I/O ports
  - · I/O voltage handling capacity: 15 V (maximum) (Open-drain specification C, D, E, and F ports only)
  - Output current: 20 mA (maximum) sink current (Are capable of directly driving an LED.)
- Support options to match application system specifications
  - A. Open-drain output, internal pull-up resistor specification: All ports, in bit units
  - B. Output level at reset specification: Ports C and D can be specified to go to the high or low level in 4-bit units.
- Interrupt function
  - Timer interrupts through an interrupt vector (Can be tested under program control)
  - INT pin and serial I/O full/empty interrupts through an interrupt vector (Can be tested under program control)
- Stack levels: 8 (Shared with the interrupt system.)
- Timers: 4-bit variable prescaler and 8-bit programmable timers
- Clock oscillator options that match a wide range of system specifications
  - Oscillator circuit options:
    - Two-pin RC oscillator (N and L versions)
    - Two-pin ceramic oscillator (N, F, and L versions)
  - Clock divider circuit options: No divider, built-in divide-by-3, built-in divide-by-4 (N and L versions)
- Continuous square wave output (with a period 64 times the cycle time)
- A/D converter (successive approximation)
- 8-bit precision with 8 input channels
- Watchdog timer
- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircrafts control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co.,Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN — RC circuit time constant

Optional watchdog timer reset function from an external pin

#### **Function Table**

	Parameter	LC651154N/1152N	LC651154F/1152F	LC651154L/1152L		
Memory	ROM	4096 × 8 bits (1154N) 2048 × 8 bits (1152N)	4096 × 8 bits (1154F) 2048 × 8 bits (1152F)	4096 × 8 bits (1154L) 2048 × 8 bits (1152L)		
,	RAM	256 × 4 bits (1154/1152N)	256 × 4 bits (1154/1152F)	256 × 4 bits (1154/1152L)		
	Instruction set	80	80	80		
Instructions	Table reference	Supported	Supported	Supported		
	Interrupts	1 external, 1 internal	1 external, 1 internal	1 external, 1 internal		
On-chip functions	Timers	4-bit variable prescaler + 8-bit timers	4-bit variable prescaler + 8-bit timers	4-bit variable prescaler + 8-bit timers		
	Stack levels	8	8	8		
	Standby function	Standby mode entered by the HALT instruction supported	Standby mode entered by the HALT instruction supported	Standby mode entered by the HALT instruction supported		
	Number of ports	22 I/O port pins	22 I/O port pins	22 I/O port pins		
	Serial port	Input and output in 4 or 8 bit units	Input and output in 4 or 8 bit units	Input and output in 4 or 8 bit units		
	I/O voltage handling capability	15 V max.	15 V max.	15 V max.		
I/O ports	Output current	10 mA typ. 20 mA max. 10 mA typ. 20 mA max.		10 mA typ. 20 mA max.		
	I/O circuit types	Open drain (n-channel) and	n be specified in 1-bit units			
	Output level at reset	A high or low level output can be selected in port units (ports C and D only)				
	Square wave output	Supported	Supported	Supported		
	Minimum cycle time	2.77 µs (V <sub>DD</sub> ≥ 3 V)	0.92 µs (V <sub>DD</sub> ≥ 2.5 V)	3.84 $\mu s~(V_{DD} \geq 2.2~V)$		
Characteristics	Supply voltage	3 to 6 V	2.5 to 6 V	2.2 to 6 V		
	Current drain	1.5 mA typ.	2 mA typ.	1.5 mA typ.		
Oscillator	Oscillator element	RC (800/400 kHz typ.) Ceramic (400 k, 800 k, 1 MHz, 4 MHz)	Ceramic 4 MHz	RC (400 kHz typ.) Ceramic (400 k, 800 k, 1 MHz, 4 MHz)		
	Divider circuit option	1/1, 1/3, 1/4	1/1	1/1, 1/3, 1/4		
Other items	Package	DIP30S-D, MFP30S, SSOP30	DIP30S-D, MFP30S, SSOP30	DIP30S-D, MFP30S, SSOP30		

Note: Recommendations for oscillator elements and oscillator circuit constants will be announced as the recommended circuits for these ICs are determined. Verify the progress of these developments periodically.

#### Differences between the LC651154N/1152N and the LC651104N/1102N.

The table below lists the points that require care when converting an existing product that uses the LC651104N/1102N to use the LC651154N/1152N.

Paramet	Parameter		LC651104N/1102N
	Pdmax (1) : DIP	310 mW	250 mW
Allowable power dissipation	Pdmax (2) : MFP	220 mW	150 mW
	Pdmax (3) : SSOP	160 mW	(No corresponding package)
	f <sub>CFOSC</sub> [OSC1, OSC2]	Oscillator frequency precision: within ±2% Changes in the recommended oscillator constants (See table 1.)	Oscillator frequency precision: within ±4%
Oscillator characteristics Ceramic oscillator Oscillator frequency 2-pin RC oscillator	fMOSC	800 kHz typ. (V <sub>DD</sub> = 3 to 6 V) Constants changed: Rext = 5.6 k $\Omega$ ±1 % Frequency variability (sample to sample):	900 kHz typ. (V <sub>DD</sub> = 4 to 6 V) Constants changed: Rext = 4.7 k $\Omega$ ±1 % Frequency variability (sample to sample):
Oscillator frequency	[OSC1, OSC2]	587 to 1298 kHz 400 kHz typ. (V <sub>DD</sub> = 3 to 6 V) Frequency variability (sample to sample): 290 to 616 kHz	634 to 1278 kHz 400 kHz typ. (V <sub>DD</sub> = 3 to 6 V) Frequency variability (sample to sample): 276 to 742 kHz
Pull-up resistors	Ru [RES]	200 to 800 kΩ (500 kΩ typ.)	300 to 700 kΩ (500 kΩ typ.)
Serial clock input clock cycle time	t <sub>CKCY</sub> (1) [ SCK]	min. 2.0 μs	min. 3.0 μs
A/D converter characteristics	Operating voltage	V <sub>DD</sub> = 3 to 6 V	V <sub>DD</sub> = 4 to 6 V
$AV+ = V_{DD}$ $AV- = V_{SS}$	Reference input current IRIF [AV+, AV-]	200 to 800 μA (500 μA typ.)	75 to 300 μA (150 μA typ.)
Watchdog timer Cw = 0.047 ±5% μF Rw = 680 ±1% kΩ RI = 100 ±1% Ω		V <sub>DD</sub> = 3 to 6 V	V <sub>DD</sub> = 4 to 6 V
Package		DIP30S-D, MFP30S An SSOP30 version was added.	DIP30S-D, MFP30S

#### Differences between the LC651154F/1152F and the LC651104F/1102F.

The table below lists the points that require care when converting an existing product that uses the LC651104F/1102F to use the LC651154F/1152F.

Param	eter	LC651154F/1152F	LC651104F/1102F
	Pdmax (1) : DIP	310 mW	250 mW
Allowable power dissipation	Pdmax (2) : MFP	220 mW	150 mW
	Pdmax (3) : SSOP	160 mW	(No corresponding package)
Operating supply voltage	V <sub>DD</sub>	2.5 to 6 V	4 to 6 V
Low-level input voltage	V <sub>IL</sub> (n)	Specifications for $V_{DD} = 4$ to 6 V The specifications for $V_{DD} = 2.5$ to 6 V were added.	Specifications for $V_{DD}$ = 4 to 6 V
Oscillator characteristics Ceramic oscillator Oscillator frequency	f <sub>CFOSC</sub> [OSC1, OSC2]	Oscillator frequency precision: within ±2 %	Oscillator frequency precision: within ±4 %
Pull-up resistors	Ru [RES]	200 to 800 kΩ (500 kΩ typ.)	300 to 700 kΩ (500 kΩ typ.)
A/D converter characteristics	Operating voltage	AD speed 1/1 : V <sub>DD</sub> = 3.5 to 6 V	AD speed 1/1 : V <sub>DD</sub> = 4.5 to 6 V
$AV + = V_{DD}$	Operating voltage	AD speed $1/2$ : $V_{DD} = 3$ to 6 V	AD speed $1/2$ : $V_{DD} = 4$ to 6 V
$AV - = V_{SS}$	Reference input current IRIF [AV+, AV–]	200 to 800 µA (500 µA typ.)	75 to 300 μA (150 μA typ.)
Package	•	DIP30S-D, MFP30S An SSOP30 version was added.	DIP30S-D, MFP30S

#### Differences between the LC651154L/1152L and the LC651104L/1102L.

The table below lists the points that require care when converting an existing product that uses the LC651104L/1102L to use the LC651154L/1152L.

		i	1
Parameter		LC651154L/1152L	LC651104L/1102L
	Pdmax (1) : DIP	310 mW	250 mW
Allowable power dissipation	Pdmax (2) : MFP	220 mW	150 mW
	Pdmax (3) : SSOP	160 mW	(No corresponding package)
Operating supply voltage	V <sub>DD</sub>	2.2 to 6 V	2.5 to 6 V
Oscillator characteristics	f	Oscillator frequency precision: within ±2%	
Ceramic oscillator Oscillator frequency	f <sub>CFOSC</sub> [OSC1, OSC2]	Changes in the recommended oscillator constants (See table 1.)	Oscillator frequency precision: within ±4%
2-pin RC oscillator	f	400 kHz typ. (V <sub>DD</sub> = 2.2 to 6 V)	400 kHz typ. (V <sub>DD</sub> = 2.5 to 6 V)
Oscillator frequency	f <sub>MOSC</sub> [OSC1, OSC2]	Frequency variability (sample to sample): 290 to 841 kHz	Frequency variability (sample to sample): 276 to 742 kHz
Pull-up resistors	Ru [RES]	200 to 800 kΩ (500 kΩ typ.)	300 to 700 kΩ (500 kΩ typ.)
Serial clock input clock cycle time	t <sub>CKCY</sub> (1) [ SCK]	min. 2.0 µs	min. 6.0 µs
A/D converter characteristics	Operating voltage	V <sub>DD</sub> = 3 to 6 V	$V_{DD} = 4 \text{ to } 6 \text{ V}$
AV+ = V <sub>DD</sub> Reference input current           AV- = V <sub>SS</sub> IRIF [AV+, AV-]			
		200 to 800 µA (500 µA typ.)	75 to 300 μA (150 μA typ.)
Watchdog timer		V <sub>DD</sub> = 2.2 to 6.0 V	V <sub>DD</sub> = 2.5 to 6.0 V
Package		DIP30S-D, MFP30S An SSOP30 version was added.	DIP30S-D, MFP30S

Caution: Perform a full system evaluation and inspection after replacing the microcontroller.

#### **Pin Assignment**

The pin assignment is the same for the DIP, MFP, and SSOP packages.




#### **Pin Functions**

OSC1, OSC2:	Connections for the oscillator capacitor and resistor or ceramic element	TEST:	IC testing.
RES:	Reset	INT:	Interrupt request input
PA0 to PA3:	Common I/O ports A0 to A3	SI:	Serial input
PC0 to PC3:	Common I/O ports C0 to C3	SO:	Serial output
PD0 to PD3:	Common I/O ports D0 to D3	SCK:	Serial clock input output
PE0 to PE3:	Common I/O ports E0 to E3	AD0 to AD7:	A/D converter analog inputs
PF0 to PF3:	Common I/O ports F0 to F3	AV <sub>+</sub> , AV_:	A/D converter reference voltage inputs
PG0 to PG3:	Common I/O ports G0 to G3	WDR:	Watchdog timer reset input
Note: Pins SI, S	SO, $\overline{\text{SCK}}$ , and $\overline{\text{INT}}$ are shared function pins also used as PF0:3.		

#### System Block Diagram

LC651154N/F/L, LC651152N/F/L



- TMF: Internal interrupt request flag
- Timer STS: Status register

Oscillator circuit

F:

WR:

AC:

DP:

E:

OSC:

TM:

#### **Development Support**

The following are provided for development with the LC651154 and LC651152.

- User's manual
- See the "LC651104/1102 User's Manual."
- Development tools manual
  - See the "Four-Bit Microcontroller EVA86000 Development Tools Manual."
- Software manual "LC65/66 Series Software Manual"
- Development tools
  - Program development (EVA86000 System)
  - On-chip EPROM microcontroller <LC65E1104> for program evaluation

#### **Pin Functions**

Symbol	Number of pins	I/O	Function	Option	At reset	Handling when unused
V <sub>DD</sub> V <sub>SS</sub>	1	_	Power supply	_	_	_
OSC1	1	Input	<ul> <li>Connection for the RC circuit or ceramic oscillator element used for the system clock oscillator</li> </ul>	<ol> <li>Two-pin RC oscillator or external clock</li> <li>Two-pin ceramic oscillator</li> <li>Divider option</li> </ol>		_
OSC2	1	Output	<ul> <li>Leave OSC2 open when an external clock input is used.</li> </ul>	1. No divider 2. Divide-by-3 3. Divide-by-4		
PA0 to PA3/ AD0 to AD3	4	I/O	<ul> <li>I/O port A0 to A3 Input in 4-bit units (IP instruction) Output in 4-bit units (OP instruction) Testing in 1-bit units (BP and BNP instructions) Set and reset in 1-bit units (SPB and RPB instructions)</li> <li>PA3 is used for standby mode control</li> <li>Application must assure that chattering does not occur on the PA3 input during HALT instruction execution.</li> <li>All four pins have shared functions PA0/AD0 - A/D converter input AD0 PA1/AD1 - A/D converter input AD1 PA2/AD2 - A/D converter input AD2 PA3/AD3 - A/D converter input AD3</li> </ul>	<ol> <li>Open-drain output</li> <li>Pull-up resistor Options (1) and (2) can be specified in bit units</li> </ol>	High-level output (The output n- channel transistors in the off state.)	Select the open-drain output option and connect to $V_{SS}$ .
PC0 to PC3	4	I/O	<ul> <li>I/O port C0 to C3 The port functions are identical to those of PA0 to PA3. (See note.)</li> <li>The output during a reset can be selected to be either high or low as an option. Note: This port has no standby mode control function.</li> </ul>	<ol> <li>Open-drain output</li> <li>Pull-up resistor</li> <li>High-level output during reset</li> <li>Low-level output during reset</li> <li>Options (1) and (2) can be specified in bit units</li> <li>Options (3) and (4) are specified 4 bits at a time</li> </ol>	<ul> <li>High-level output</li> <li>Low-level output (Depending on option selected.)</li> </ul>	The same as for PA0 to PA3
PD0 to PD3	4	I/O	<ul> <li>I/O port D0 to D3 The port functions and options are identical to those of PC0 to PC3.</li> </ul>	The same as PC0 to PC3	The same as PC0 to PC3	The same as for PA0 to PA3

Symbol	Number of pins	I/O	Function	Option	At reset	Handling when unused
PE0-PE1/ WDR	2	I/O	<ul> <li>I/O port E0 to E1</li> <li>Input in 4-bit units (IP instruction)</li> <li>Output in 4-bit units (OP instruction)</li> <li>Set and reset in 1-bit units (SPB and RPB instructions)</li> <li>Testing in 1-bit units (BP and BNP instructions)</li> <li>PE0 also has a continuous pulse (64.Tcyc) output function.</li> <li>PE1 becomes the watchdog reset pin WDR when selected for such as an option.</li> </ul>	<ol> <li>(1) Open-drain output</li> <li>(2) Pull-up resistor         <ul> <li>Options (1) and (2) can be specified in bit units</li> <li>(3) Normal port PE1</li> <li>(4) Watchdog reset WDR</li> <li>Either options (3) and (4) may be specified.</li> </ul> </li> </ol>	High-level output (The output n- channel transistors in the off state.)	Identical to those for PA0 to PA3
PF0/SI PF1/SO PF2/SCK PF3/INT	4	I/O	<ul> <li>I/O port F0 to F3         The port functions and options are identical to those of PE0 to PE1 (See note.)     </li> <li>PF0 to PF3 have shared functions as the serial interface pins and the INT input.         The function can be selected under program control.         SI Serial input pin         SO Serial output pin         SCK Input and output of the serial clock signal INT Interrupt request input         The serial I/O function can be switched between 4-bit and 8-bit transfers under program control.         Note: There is no continuous pulse output function.     </li> </ul>	Identical to those for PA0 to PA3	Identical to those for PA0 to PA3 The serial port functions are disabled. The interrupt source is set to INT.	Identical to those for PA0 to PA3
PG0-PG3/ AD4-AD7	<ul> <li>PG3/</li> <li>I/O port G0 to G3</li> <li>The port functions and options are identical to those of PE0 to PE1 (See note.)</li> <li>Note: There is no continuous pulse output function.</li> <li>Identical to those for P</li> </ul>		Identical to those for PA0 to PA3	Identical to those for PA0 to PA3	Identical to those for PA0 to PA3	
AV <sub>+</sub>	1	_	A/D converter reference voltage input	_	_	Connect to
AV_	1					V <sub>SS</sub> .
RES	1	Input	<ul> <li>System reset input</li> <li>Applications must provide an external capacitor for the power-on reset.</li> <li>Apply a low level to this pin for 4 clock cycles to effect and reset start.</li> </ul>	_	_	_
TEST	1	Input	<ul> <li>IC test pin</li> <li>This pin must be connected to V<sub>SS</sub> during normal operation.</li> </ul>	_	_	This pin must be connected to $V_{SS}$ .

#### **Oscillator Circuit Options**

Option	Circuit	Conditions and other notes
External clock		The OSC2 pin must be left open.
Two-pin RC oscillator	Cext OSC1	
Ceramic oscillator	C1 OSC1 TTT Ceramic oscillator element TTT C2 R	

### **Divider Circuit Options**

Option	Circuit	Conditions and other notes		
No divider	Oscillator circuit Timing generator	<ul> <li>This option can be used with any of the three oscillator options.</li> <li>The oscillator frequency or external clock frequency must not exceed 1444 kHz. (LC651154N, LC651152N)</li> <li>The oscillator frequency or external clock frequency must not exceed 4330 kHz. (LC651154F, LC651152F)</li> <li>The oscillator frequency or external clock frequency must not exceed 1040 kHz. (LC651154L, LC651152L)</li> </ul>		
Built-in divide-by-three circuit	Generation Generation	<ul> <li>This option can only be used with the external clock and the ceramic oscillator options.</li> <li>The oscillator frequency or external clock frequency must not exceed 4330 kHz.</li> </ul>		
Built-in divide-by-four circuit	fosc timing fosc Divide-by-4 fosc timing fosc timing fosc	<ul> <li>This option can only be used with the external clock and the ceramic oscillator options.</li> <li>The oscillator frequency or external clock frequency must not exceed 4330 kHz.</li> </ul>		

Caution: The following tables summarize the oscillator and divider circuit options. Use care when selecting these options.

### **Oscillator Options**

### LC651154N, LC651152N

Circuit type	Frequency	Divider option (cycle time)	V <sub>DD</sub> range	Notes
	400 kHz	1/1 (10 µs)	3 to 6 V	Cannot be used with the divide-by-three and divide-by-four options.
		1/1 (5 µs)	3 to 6 V	
	800 kHz	1/3 (15 µs)	3 to 6 V	
		1/4 (20 µs)	3 to 6 V	
Ceramic oscillator		1/1 (4 µs)	3 to 6 V	
	1 MHz	1/3 (12 µs)	3 to 6 V	
		1/4 (16 µs)	3 to 6 V	
	4 MHz	1/3 (3 µs)	3 to 6 V	Cannot be used with the no divider circuit
	4 101112	1/4 (4 µs)	3 to 6 V	option.
	200 k to 1444 kHz	1/1 (20 to 2.77 µs)	3 to 6 V	
External clock used with the 2-pin RC oscillator circuit	600 k to 4330 kHz	1/3 (20 to 2.77 µs)	3 to 6 V	
	800 k to 4330 kHz	1/4 (20 to 3.70 µs)	3 to 6 V	
	Use the no divider circuit option and the 3 to 6 V			
Two-pin RC	recommended circuit constants. If using other circuit constants is unavoidable, the application must use a frequency identical to the external clock and observe the V <sub>DD</sub> range specification.			
External clock used with the ceramic oscillator option	External clock drive is	s not possible. To us	e external clo	ock drive, select the 2-pin RC oscillator option.

### LC651154F, LC651152F

Circuit type	Frequency	Divider option (cycle time)	V <sub>DD</sub> range	Notes
Ceramic oscillator	4 MHz	1/1 (1 μs)	2.5 to 6 V	
External clock used with the 2-pin RC oscillator circuit	200 k to 4330 kHz	1/1 (20 to 0.92 µs)	2.5 to 6 V	
ternal clock used with the ceramic oscillator option External clock drive is not possible. To use external clock drive, select the 2-pin RC oscillator				

#### LC651154L, LC651152L

Circuit type	Frequency	Divider option (cycle time)	V <sub>DD</sub> range	Notes
	400 kHz	1/1 (10 µs)	2.2 to 6 V	Cannot be used with the divide-by-three and divide-by-four options.
		1/1 (5 µs)	2.2 to 6 V	
	800 kHz	1/3 (15 µs)	2.2 to 6 V	
		1/4 (20 µs)	2.2 to 6 V	
Ceramic oscillator		1/1 (4 µs)	2.2 to 6 V	
	1 MHz	1/3 (12 µs)	2.2 to 6 V	
		1/4 (16 µs)	2.2 to 6 V	
	4 MHz	1/4 (4 µs)	2.2 to 6 V	Cannot be used with either the no divider circuit option or the divide-by-three circuit option.
	200 k to 1040 kHz	1/1 (20 to 3.84 µs)	2.2 to 6 V	
External clock used with the 2-pin RC oscillator circuit	600 k to 3120 kHz	1/3 (20 to 3.84 µs)	2.2 to 6 V	
	800 k to 4160 kHz	1/4 (20 to 3.84 µs)	2.2 to 6 V	
	Use the no divider ci			
Two-pin RC	recommended circuit constants is unavoid			
	frequency identical to the V <sub>DD</sub> range specif	the external clock a		
External clock used with the ceramic oscillator option	External clock drive is	s not possible. To us	e external clo	ock drive, select the 2-pin RC oscillator option.

#### Port C and D Output Level During Reset Option

The output level during a reset can be selected from the two options below in 4-bit units for the C and D ports.

Option	Conditions and other notes
High-level output during reset	Ports C and D in 4-bit units
Low-level output during reset	Ports C and D in 4-bit units

#### Port Output Type Option

The following two options may be selected for the I/O ports individually (bit units).

Option	Circuit	Applicable ports
1. Open-drain output		
2. Built-in pull-up resistor		Ports A, C, D, E, F, and G

#### Watchdog Reset Option

This option allows the PE1/WDR pin to be selected either to be used as the normal port PE1 or to be used as the watchdog reset pin WDR.

#### LC651154N, 651152N

### Absolute Maximum Ratings at Ta = $25^{\circ}$ C, V<sub>SS</sub> = 0 V

Parameter	Symbol	Conditions	Applicable pins and notes	Ratings	Unit
Maximum supply voltage	e V <sub>DD</sub> max V <sub>DD</sub>		-0.3 to +7.0		
Output voltage	Vo		OSC2	Allowed up to the generated voltage.	
Input voltage	V <sub>I</sub> (1)		OSC1 *1	-0.3 to V <sub>DD</sub> + 0.3	v
Input voltage	V <sub>I</sub> (2)		TEST, RES, AV+, AV_	-0.3 to V <sub>DD</sub> + 0.3	
	V <sub>IO</sub> (1)	PC0 to 3, PD0 to 3, PE0, 1, PF0 to 3	Open-drain specification ports	-0.3 to +15	1
I/O voltage	V <sub>IO</sub> (2)	PC0 to 3, PD0 to 3, PE0, 1, PF0 to 3	Pull-up resistor specification ports	-0.3 to V <sub>DD</sub> + 0.3	1
	V <sub>IO</sub> (3)	PC0 to 3, PG0 to 3		-0.3 to V <sub>DD</sub> + 0.3	1
Peak output current	I <sub>OP</sub>		I/O ports	-2 to +20	
	I <sub>OA</sub>	Per single pin, averaged over 100 ms	I/O ports	-2 to +20	1
			PC0 to 3		1
	$\Sigma I_{OA}$ (1)	The total current for PC0 to PC3,	PD0 to 3	-15 to +100	
Average output current		PD0 to PD3, and PE0 to PE1 *2	PE0 to 1		mA
			PF0 to 3		1
	$\Sigma I_{OA}$ (2)	The total current for PF0 to PF3,	PG0 to 3 -15 to		
		PG0 to PG3, and PA0 to PA3 (See note 2.) *2	PA0 to 3		
	Pd max (1)	Ta = -40 to +85°C (DIP package)		310	
Allowable power dissipation	Pd max (2)	Ta = -40 to +85°C (MFP package)		220	mW
	Pd max (3)	Ta = -40 to +85°C (SSOP package)		160	
Operating temperature	Topr			-40 to +85	0°
Storage temperature	Tstg			-55 to +125	

### Allowable Operating Ranges at Ta = -40 to $+85^{\circ}$ C, $V_{SS} = 0$ V, $V_{DD} = 3.0$ to 6.0 V (Unless otherwise specified.)

Parameter	Symbol	Conditions	Applicable pins and notes		Ratings		Unit
Falameter	voltage         V <sub>DD</sub> oltage         V <sub>ST</sub> RAM and register values retained           V <sub>IH</sub> (1)         Output n-channel transistors off           V <sub>IH</sub> (2)         Output n-channel transistors off           V <sub>IH</sub> (3)         Output n-channel transistors off	Conditions	Applicable pins and notes	min	typ	max	Unit
Operating supply voltage	V <sub>DD</sub>		V <sub>DD</sub>	3.0		6.0	
Standby supply voltage	V <sub>ST</sub>	RAM and register values retained*3	V <sub>DD</sub>	1.8		6.0	
	V <sub>IH</sub> (1)	Output n-channel transistors off	Ports C, D, E, and F with open-drain specifications	0.7 V <sub>DD</sub>		13.5	
	V <sub>IH</sub> (2)	Output n-channel transistors off	Ports C, D, E, and F with pull-up resistor specifications	0.7 V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (3)	Output n-channel transistors off	Port A, G	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
High-level input voltage	V <sub>IH</sub> (4)	Output n-channel transistors off	The INT, SCK, and SI pins with open-drain specifications	0.8 V <sub>DD</sub>		13.5	
	V <sub>IH</sub> (5)	Output n-channel transistors off	The INT, SCK, and SI pins with pull-up resistor specifications	0.8 V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (6)	V <sub>DD</sub> = 1.8 to 6.0 V	RES	0.8 V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (7)	External clock specifications	OSC1	0.8 V <sub>DD</sub>		V <sub>DD</sub>	

Parameter	Symbol	Conditions		Applicable pins		Ratings		Unit
Parameter	Symbol	Conditions		and notes		typ	max	Unit
	V <sub>IL</sub> (1)	Output n-channel transistors off	V <sub>DD</sub> = 4 to 6 V	Port	V <sub>SS</sub>		0.3 V <sub>DD</sub>	
	V <sub>IL</sub> (2)	Output n-channel transistors off	V <sub>DD</sub> = 3 to 6 V	Port	V <sub>SS</sub>		0.25 V <sub>DD</sub>	1
	V <sub>IL</sub> (3)	Output n-channel transistors off	V <sub>DD</sub> = 4 to 6 V	INT, SCK, SI	V <sub>SS</sub>		0.25 V <sub>DD</sub>	1
	V <sub>IL</sub> (4)	Output n-channel transistors off	V <sub>DD</sub> = 3 to 6 V	INT, SCK, SI	V <sub>SS</sub>		0.2 V <sub>DD</sub>	1
Low-level input voltage	V <sub>IL</sub> (5)	External clock specifications	V <sub>DD</sub> = 4 to 6 V	OSC1	V <sub>SS</sub>		0.25 V <sub>DD</sub>	V
Low-level input voltage	V <sub>IL</sub> (6)	External clock specifications	V <sub>DD</sub> = 3 to 6 V	OSC1	V <sub>SS</sub>		0.2 V <sub>DD</sub>	
	V <sub>IL</sub> (7)		V <sub>DD</sub> = 4 to 6 V	TEST	V <sub>SS</sub>		0.3 V <sub>DD</sub>	
	V <sub>IL</sub> (8)		V <sub>DD</sub> = 3 to 6 V	TEST	V <sub>SS</sub>		0.25 V <sub>DD</sub>	
	V <sub>IL</sub> (9)		V <sub>DD</sub> = 4 to 6 V	RES	V <sub>SS</sub>		0.25 V <sub>DD</sub>	
	V <sub>IL</sub> (10)		V <sub>DD</sub> = 3 to 6 V	RES	V <sub>SS</sub>		0.2 V <sub>DD</sub>	
Operating frequency (cycle time)	fop (Tcyc)	The clock may have a frequency up to 4.33 MHz when either the divide-by- three or divide-by-four internal divider circuit option is used.	V <sub>DD</sub> = 3 to 6 V		200 (20)		1444 (2.77)	kHz (µs)
External clock conditions		Figure 1.						
Frequency	text	Either the divide-by- three or divide-by-four	V <sub>DD</sub> = 3 to 6 V	OSC1	200		4330	kHz
Pulse width	textH, textL	internal divider circuit must be used if the	V <sub>DD</sub> = 3 to 6 V	OSC1	69			ns
Rise and fall times	textR, textF	clock frequency exceeds 1.444 MHz.	V <sub>DD</sub> = 3 to 6 V	OSC1			50	
Recommended oscillator								
circuit constants	Cext	Figure 2	V <sub>DD</sub> = 3 to 6 V	OSC1, OSC2		270 ±5%		pF
	Rext					12 ±1%		kΩ
Two-pin RC oscillator								
	Cext	Figure 2	V <sub>DD</sub> = 3 to 6 V	OSC1, OSC2		270 ±5%		pF
	Rext			0001,0002		5.6 ±1%		kΩ
Ceramic oscillator *4		Figure 3				See table 1.		

# Electrical Characteristics at Ta = -40 to +85°C, $V_{SS}$ = 0 V, $V_{DD}$ = 3.0 to 6.0 V (Unless otherwise specified.)

Parameter		Symbol	Conditions	Applicable pins and notes		Ratings		Unit
					min	typ	max	
		I <sub>IH</sub> (1)	<ul> <li>Output n-channel transistors off (Including the n-channel transistor off leakage current.)</li> <li>V<sub>IN</sub> = 13.5 V</li> </ul>	Ports C, D, E and F with the open-drain specifications			5.0	
High-level input current		I <sub>IH</sub> (2)	<ul> <li>Output n-channel transistors off (Including the n-channel transistor off leakage current.)</li> <li>V<sub>IN</sub> = V<sub>DD</sub></li> </ul>	Ports A and G with the open-drain specifications			1.0	μA
		I <sub>IH</sub> (3)	When an external clock is used, $V_{IN} = V_{DD}$	OSC1			1.0	
		I <sub>IL</sub> (1)	• Output n-channel transistors off • $V_{IN} = V_{SS}$	Ports with the open-drain specifications	-1.0			
Lo	w-level input current	I <sub>IL</sub> (2)	• Output n-channel transistors off • V <sub>IN</sub> = V <sub>SS</sub>	Ports with the pull-up resistor specifications	-1.3	-0.35		mA
		I <sub>IL</sub> (3)	$V_{IN} = V_{SS}$	RES	-45	-10		
		I <sub>IL</sub> (4)	When an external clock is used, $V_{IN} = V_{SS}$	OSC1	-1.0			μA
High-level output voltage		V <sub>OH</sub> (1)	• I <sub>OH</sub> = -50 μA • V <sub>DD</sub> = 4.0 to 6.0 V	Ports with the pull-up resistor specifications	V <sub>DD</sub> – 1.2			
		V <sub>OH</sub> (2)	I <sub>OH</sub> = -10 μA	Ports with the pull-up resistor specifications	V <sub>DD</sub> – 0.5			
		V <sub>OL</sub> (1)	• I <sub>OL</sub> = 10 mA • V <sub>DD</sub> = 4.0 to 6.0 V	Port			1.5	
LU	ow-level output voltage	V <sub>OL</sub> (2)	When $I_{OL} = 1$ mA and the $I_{OL}$ for each port is 1 mA or less.	Port			0.5	V
teristics	Hysteresis voltage	V <sub>HIS</sub>				0.1 V <sub>DD</sub>		
Schmitt characteristics	High-level threshold voltage	V <sub>tH</sub>		RES, INT, SCK, SI, and OSC1 with Schmitt specifications <sup>*5</sup>	0.4 V <sub>DD</sub>		0.8 V <sub>DD</sub>	
Schmi	Low-level threshold voltage	V <sub>tL</sub>			0.2 V <sub>DD</sub>		0.6 V <sub>DD</sub>	
	rrent drain * <sup>6</sup> wo-pin RC oscillator	IDDOP (1)	<ul> <li>Operating, with the output n-channel transistors off</li> <li>With the ports at V<sub>DD</sub></li> <li>Figure 2, fosc = 800 kHz (typical)</li> </ul>	V <sub>DD</sub>		1.5	4	
С	eramic oscillator	IDDOP (2)	• Figure 3, 4 MHz, divide-by-three circuit used	V <sub>DD</sub>		1.5	5	1
		IDDOP (3)	• Figure 3, 4 MHz, divide-by-four circuit used	V <sub>DD</sub>		1.5	4	]
		IDDOP (4)	• Figure 3, 400 kHz	V <sub>DD</sub>		1.0	2.5	mA
		IDDOP (5)	• Figure 3, 800 kHz	V <sub>DD</sub>		1.5	4	
External clock		IDDOP (6)	<ul> <li>200 kHz to 1444 kHz, no divider circuit</li> <li>600 kHz to 4330 kHz, divide-by-three circuit used</li> <li>800 kHz to 4330 kHz, divide-by-four circuit used</li> </ul>	V <sub>DD</sub>		1.5	5	
St	tandby mode	IDDst	Output n-channel transistors off, $V_{DD} = 6 V$	V <sub>DD</sub>		0.05	10	μA
		Ports at $V_{DD}$ , $V_{DD}$ = 3 V		V <sub>DD</sub>		0.025	025 5	

Parameter	Symbol	Conditions	Applicable pins and notes		Ratings		Unit
Falameter	Symbol	Conditions	Applicable plus and holes	min	typ	max	Unit
Oscillator characteristics Ceramic oscillator Oscillator frequency	fcFosc*7	<ul> <li>Figure 3, fo = 400 kHz</li> <li>Figure 3, fo = 800 kHz</li> <li>Figure 3, fo = 1 MHz</li> <li>Figure 3, fo = 4 MHz, with the divide-by-three or divide-by-four circuit used.</li> </ul>	OSC1, OSC2 OSC1, OSC2 OSC1, OSC2 OSC1, OSC2 OSC1, OSC2	392 784 980 3920	400 800 1000 4000	408 816 1020 4080	kHz
Oscillator stabilization time (note 8)	t <sub>CFS</sub>	<ul> <li>Figure 4, fo = 400 kHz</li> <li>Figure 4, fo = 800 kHz, 1 MHz, or 4 MHz, with the divide-by-three or divide-by-four circuit used.</li> </ul>				10 10	ms
Two-pin RC oscillator Oscillator frequency	f <sub>MOSC</sub>	<ul> <li>Figure 2, Cext = 270 pF ±5%</li> <li>Figure 2, Rext = 5.6 kΩ ±1%</li> </ul>	OSC1, OSC2	587	800	1298	kHz
	MOSC	<ul> <li>Figure 2, Cext = 270 pF ±5%</li> <li>Figure 2, Rext = 12 kΩ ±1%</li> </ul>	OSC1, OSC2	290	400	818	KI IZ
Pull-up resistor I/O ports	RPP	• Output n-channel transistors off • V <sub>IN</sub> = V <sub>SS</sub> , V <sub>DD</sub> = 5 V	Pull-up resistor specification ports	8	14	30	kΩ
RES	Ru	$V_{IN} = V_{SS}, V_{DD} = 5 V$	RES	200	500	800	
External reset characteristics Reset time	t <sub>RST</sub>				See figure 5.		
Pin capacitances	Ср	<ul> <li>f = 1 MHz</li> <li>With all pins other than the pin being tested at V<sub>IN</sub> = V<sub>SS</sub>.</li> </ul>			10		pF
Serial clock Input clock cycle time	t <sub>CKCY</sub> (1)	Figure 6	SCK	2.0			
Output clock cycle time	t <sub>CKCY</sub> (2)	Figure 6	SCK		64×TCYC*9		
Input clock low-level pulse width	t <sub>CKL</sub> (1)	Figure 6	SCK	1.0			
Output clock low-level pulse width	t <sub>CKL</sub> (2)	Figure 6	SCK		32 × TCYC		
Input clock high-level pulse width	t <sub>CKH</sub> (1)	Figure 6	SCK	1.0			
Output clock high-level pulse width	t <sub>CKH</sub> (2)	Figure 6	SCK		32 × TCYC		
Serial input Data setup time	<sup>t</sup> ICK	<ul> <li>Stipulated with respect to the rising edge of SCK.</li> <li>Figure 6</li> </ul>	SI	0.4			μs
Data hold time	t <sub>CKI</sub>		SI	0.4			
Serial output Output delay time	tско	<ul> <li>Stipulated with respect to the falling edge of SCK.</li> <li>With an external resistor of 1 kΩ and an external capacitor of 50 pF on only the n-channel open-drain pins.</li> <li>Figure 6</li> </ul>	SO			0.6	

	Parameter	Symbol	Conditions		Applicable pins		Ratings		Unit
		-,		1	and notes	min	typ	max	
	se output function	t <sub>PCY</sub>	<ul> <li>Figure 7</li> <li>T<sub>CYC</sub> = 4 × system clock period</li> </ul>		PE0		$64  imes T_{CYC}$		
Hi	High-level pulse width	t <sub>PH</sub>	• With an external resistor of 1 k $\Omega$ and an external capacitor of 50 pF on only		PE0		$\begin{array}{c} 32 \times T_{CYC} \\ \pm 10\% \end{array}$		μs
Lo	w-level pulse width	t <sub>PL</sub>	the n-channel open-drain pins.		PE0		$\begin{array}{c} 32 \times T_{CYC} \\ \pm 10\% \end{array}$		
	Resolution						8		bit
	Absolute precision		$AV_+ = V_{DD}$ $AV = V_{SS}$				±1	±2	LSB
stics	Conversion time	TCAD	When the A/D converter speed is normal (1:1), namely $26 \times T_{CYC}$ When the A/D converter speed is one half (1:2),			72 (T <sub>CYC</sub> = 2.77 μs) 141 (T <sub>CYC</sub> =		312 (T <sub>CYC</sub> = 12 µs) 612 (T <sub>CYC</sub> =	μs
cteri			namely $51 \times T_{CYC}$			2.77 µs)		12 µs)	
ara	Input reference voltage	AV+			AV+	AV_		$V_{DD}$	v
P. C		AV_		V <sub>DD</sub> = 3 to 6 V	AV_	$V_{SS}$		AV+	
onverte	Input reference current range	IRIF	$AV_{+} = V_{DD}, AV_{-} = V_{SS}$		AV <sub>+</sub> , AV_	200	500	800	μA
	Analog input voltage range	V <sub>AIN</sub>			AD0 to AD7	AV_		AV+	V
			Including the output off leakage current. $V_{AIN} = V_{DD}$		AD0 to AD7 (The I/O shared			1	
	Analog port input current	I <sub>AIN</sub>	V <sub>AIN</sub> = V <sub>SS</sub>		function ports have open- drain specifications.)	-1			μA
		Cw	When PE1 has the open-drain specifications.		WDR		0.1 ±5%		μF
	Recommended constants*10	Rw	When PE1 has the open-drain specifications.		WDR		680 ±1%		kΩ
		RI	When PE1 has the open-drain specifications.	V <sub>DD</sub> = 3 to 6 V	WDR		100 ±1%		Ω
ime	Clear time (discharge)	t <sub>WCT</sub>	Figure 8		WDR	100			μs
log 1	Clear period (charge)	t <sub>WCCY</sub>	Figure 8		WDR	36			ms
Watchdog timer		Cw	When PE1 has the open-drain specifications.		WDR		0.047 ±5%		μF
	Recommended constants*10	Rw	When PE1 has the open-drain specifications.		WDR		680 ±1%		kΩ
			RI	When PE1 has the open-drain specifications.	V <sub>DD</sub> = 3 to 6 V	WDR		100 ±1%	
	Clear time (discharge)	t <sub>WCT</sub>	Figure 8		WDR	40			μs
	Clear period (charge)	twccy	Figure 8		WDR	18			ms

Notes:1. Allowed up to the amplitude generated when the oscillator shown in figure 3 is used with the recommended circuit constants and driven by the IC. 2. The average over a 100 ms period.

3. The operating V<sub>DD</sub> supply voltage must be maintained from the point the HALT instruction is executed until the IC has fully entered the standby state. Applications must also assure that no chattering occurs on the PA3 pin during the HALT instruction execution cycle.

 Recommended circuit constants that have been verified to oscillate stably according to the oscillator element manufacturer using the Sanyostipulated oscillator characteristics evaluation board.

5. The OSC1 pin will have Schmitt characteristics when external clock oscillator is selected with the two-pin RC oscillator option.

6. These are the results of testing using our (Sanyo's) characteristics evaluation board with the recommended circuit constants used as external components. The current flowing in the IC's output transistors and transistors that have pull-up resistors is not included.

7. f<sub>CFOSC</sub> is the frequency when the recommended circuit constants from table 1 are used as external components.

8. Indicates the time required to achieve stable oscillation from the point V<sub>DD</sub> rises above the lower limit of the operating voltage range.

9. TCYC =  $4 \times$  the system clock period

10. If the application could be used in an environment in which condensation is possible, extra care with respect to the leakage between PE1 and adjacent pins and leakage associated with external resistors and capacitor is required during design.







Figure 1 External Clock Input Waveform














#### Table 1 Recommended Ceramic Oscillator Circuit Constants


4 MHz (Murata Mfg. Co., Ltd.)	C1	33 pF ±10%
CSA4.00MG	C2	33 pF ±10%
CST4.00MGW (Internal capacitor)	R	0 Ω
4 MHz (Kyocera Corporation)	C1	33 pF ±10%
KBR4.0MSA	C2	33 pF ±10%
KBR4.0MKS (Internal capacitor)	R	0 Ω
1 MHz (Murata Mfg. Co., Ltd.)	C1	100 pF ±10%
CSB1000J	C2	100 pF ±10%
	R	3.3 kΩ
800 kHz (Murata Mfg. Co., Ltd.)	C1	100 pF ±10%
CSB800J	C2	100 pF ±10%
	R	3.3 kΩ
400 kHz (Murata Mfg. Co., Ltd.)	C1	220 pF ±10%
CSB400P	C2	220 pF ±10%
	R	3.3 kΩ




Note: If the power supply rise time is zero, the reset time when CRES = 0.1  $\mu$ F will be between 10 and 100 ms. If the power supply rise time is long, increase the value of CRES so that

If the power supply rise time is long, increase the value of CRES so that the reset time is at least 10 ms.










The load conditions are the same as those in figure 5.

- V<sub>DD</sub>





 $t_{WCCY}: \begin{array}{l} \mbox{The charge time due to the time constant of the circuit consisting of the external components Cw, Rw, and Rl.} \\ t_{WCT}: \mbox{The discharge time due to software processing.} \end{array}$ 

Figure 8 Watchdog Timer Waveform

RC Oscillator Characteristics for the LC651154N and LC651152N

Figure 9 shows the RC oscillator characteristics for the LC651154N and LC651152N. However, the sample-to-sample variation in the LC651154N and LC651152N RC oscillator frequency described below does occur.

1) When:

V<sub>DD</sub> = 3.0 to 6.0 V, Ta = -40 to +85°C External constants: Cext = 270 pF Rext = 12.0 k $\Omega$ f<sub>MOSC</sub> will be: 290 kHz  $\leq$  f<sub>MOSC</sub>  $\leq$  818 kHz 2) When: V<sub>DD</sub> = 3.0 to 6.0 V, Ta = -40 to +85°C External constants: Cext = 270 pF Rext = 5.6 k $\Omega$ f<sub>MOSC</sub> will be: 587 kHz  $\leq$  f<sub>MOSC</sub>  $\leq$  1298 kHz Therefore, only the above circuit constants are recommended.

If use of circuit constants other than the above is unavoidable, they must be in the following ranges.

Cext = 150 to 390 pF Rext = 3 to 20 k $\Omega$ (See figure 9.)

- Notes The oscillator frequency must be in the range 350 to 850 kHz when  $V_{DD} = 5.0$  V and Ta = 25°C.
  - Applications must be designed to have adequate margins so that the oscillator frequency falls in the operating clock frequency range (see the oscillator divider option table) for the voltage range  $V_{DD} = 3.0$  to 6.0 V and for the temperature range Ta = -40 to +85°C.




Figure 9 RC Oscillator Frequency Data (Representative Values)

#### LC651154F, 651152F

### Absolute Maximum Ratings at Ta = $25^{\circ}$ C, V<sub>SS</sub> = 0 V

Parameter	Symbol	Conditions	Applicable pins and notes	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max		-0.3 to +7.0		
Output voltage	Vo		OSC2	Allowed up to the generated voltage.	
Input voltage	V <sub>I</sub> (1)		OSC1 *1	-0.3 to V <sub>DD</sub> + 0.3	
Input voltage	V <sub>I</sub> (2)		TEST, $\overline{\text{RES}}$ , $AV_+$ , $AV$	-0.3 to V <sub>DD</sub> + 0.3	
	V <sub>IO</sub> (1)	PC0 to PC3, PD0 to PD3, PE0, 1, PF0 to PF3	Open-drain specification ports	-0.3 to +15	
I/O voltage	V <sub>IO</sub> (2)	PC0 to PC3, PD0 to PD3, PE0, 1, PF0 to PF3	Pull-up resistor specification ports	-0.3 to V <sub>DD</sub> + 0.3	
V <sub>IO</sub> (3)		PA0 to PA3, PG0 to PG3		-0.3 to V <sub>DD</sub> + 0.3	
Peak output current	I <sub>OP</sub>		I/O ports	-2 to +20	
	I <sub>OA</sub>	Per single pin, averaged over 100 ms	I/O ports	-2 to +20	
			PC0 to PC3		
	$\Sigma I_{OA}$ (1)	The total current for PC0 to PC3, PD0 to PD3, and PE0 and PE1 *2	PD0 to PD3	-15 to +100	mA
Average output current		PD0 to PD3, and PE0 and PE1 **	PE0 and PE1		mA
			PF0 to PF3		
	$\Sigma I_{OA}$ (2)	The total current for PF0 to PF3, PG0 to PG3, and PA0 to PA3 (See note 2.) * <sup>2</sup>	PG0 to PG3	-15 to +100	
		and PAO to PA3 (See hole 2.) *2	PA0 to PA3		
	Pd max (1)	Ta = -40 to +85°C (DIP package)		310	
Allowable power dissipation	Pd max (2)	Ta = -40 to +85°C (MFP package)		220	mW
	Pd max (3)	Ta = -40 to +85°C (SSOP package)		160	
Operating temperature	Topr			-40 to +85	°C
Storage temperature	Tstg			-55 to +125	-0

### Allowable Operating Ranges at Ta = -40 to $+85^{\circ}$ C, $V_{SS} = 0$ V, $V_{DD} = 2.5$ to 6.0 V (Unless otherwise specified.)

Parameter	Symbol	Conditions	Applicable pipe and poten		Ratings		Unit
Parameter	VST         RAM and register values r           VIH (1)         Output n-channel transisto           VIH (2)         Output n-channel transisto           VIH (3)         Output n-channel transisto	Conditions	Applicable pins and notes	min	typ	max	Unit
Operating supply voltage	V <sub>DD</sub>		V <sub>DD</sub>	2.5		6.0	
Standby supply voltage	V <sub>ST</sub>	RAM and register values retained*3	V <sub>DD</sub>	1.8		6.0	
	V <sub>IH</sub> (1)	Output n-channel transistors off	Ports C, D, E, and F with open-drain specifications	0.7 V <sub>DD</sub>		13.5	
	V <sub>IH</sub> (2)	Output n-channel transistors off	Ports C, D, E, and F with pull-up resistor specifications	0.7 V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (3)	Output n-channel transistors off	Port A, G	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
High-level input voltage	V <sub>IH</sub> (4)	Output n-channel transistors off	The INT, SCK, and SI pins with open-drain specifications	0.8 V <sub>DD</sub>		13.5	
	V <sub>IH</sub> (5)	Output n-channel transistors off	The INT, SCK, and SI pins with pull-up resistor specifications	0.8 V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (6)	V <sub>DD</sub> = 1.8 to 6.0 V	RES	0.8 V <sub>DD</sub>		V <sub>DD</sub>	]
	V <sub>IH</sub> (7)	External clock specifications	OSC1	0.8 V <sub>DD</sub>		V <sub>DD</sub>	

Parameter	Cumbol	Conditions		Applicable pins		Ratings		Unit
Parameter	Symbol	Conditions		and notes	min	typ	max	
	V <sub>IL</sub> (1)	Output n-channel transistors off	$V_{DD} = 4 \text{ to } 6 \text{ V}$	Port	V <sub>SS</sub>		0.3 V <sub>DD</sub>	
	V <sub>IL</sub> (2)	Output n-channel transistors off	$V_{DD}$ = 2.5 to 6 V	Port	V <sub>SS</sub>		0.2 V <sub>DD</sub>	
	V <sub>IL</sub> (3)	Output n-channel transistors off	$V_{DD} = 4 \text{ to } 6 \text{ V}$	INT, SCK, SI	V <sub>SS</sub>		0.25 V <sub>DD</sub>	
	V <sub>IL</sub> (4)	Output n-channel transistors off	$V_{DD}$ = 2.5 to 6 V	INT, SCK, SI	V <sub>SS</sub>		0.15 V <sub>DD</sub>	
Low-level input voltage	V <sub>IL</sub> (5)	External clock specifications	V <sub>DD</sub> = 4 to 6 V	OSC1	V <sub>SS</sub>		0.25 V <sub>DD</sub>	V
Low-level input voltage	V <sub>IL</sub> (6)	External clock specifications	$V_{DD}$ = 2.5 to 6 V	OSC1	V <sub>SS</sub>		0.15 V <sub>DD</sub>	
	V <sub>IL</sub> (7)		V <sub>DD</sub> = 4 to 6 V	TEST	V <sub>SS</sub>		0.3 V <sub>DD</sub>	
	V <sub>IL</sub> (8)		$V_{DD}$ = 2.5 to 6 V	TEST	V <sub>SS</sub>		0.2 V <sub>DD</sub>	
	V <sub>IL</sub> (9)		V <sub>DD</sub> = 4 to 6 V	RES	V <sub>SS</sub>		0.25 V <sub>DD</sub>	
	V <sub>IL</sub> (10)		$V_{DD}$ = 2.5 to 6 V	RES	V <sub>SS</sub>		0.15 V <sub>DD</sub>	
Operating frequency (cycle time)	fop (Tcyc)				200 (20)		4330 (0.92)	kHz (µs)
External clock conditions								
Frequency	text			OSC1	200		4330	kHz
Pulse width	textH, textL	Figure 1.		OSC1	69			ns
Rise and fall times	textR, textF			OSC1			50	ns
Recommended oscillator circuit constants		Figure 2			5	See table 1.		
Ceramic oscillator *4								

### Electrical Characteristics at Ta = -40 to +85°C, $V_{SS}$ = 0 V, $V_{DD}$ = 2.5 to 6.0 V (Unless otherwise specified.)

	Parameter	Symbol	Conditions	Applicable pins and notes		Ratings		Unit
	Falameter	Symbol	Conditions	Applicable plits and notes	min	typ	max	Offic
High-level input current		I <sub>IH</sub> (1)	<ul> <li>Output n-channel transistors off (Including the n-channel transistor off leakage current.)</li> <li>V<sub>IN</sub> = 13.5 V</li> </ul>	Ports C, D, E and F with the open-drain specifications			5.0	
		I <sub>IH</sub> (2)	<ul> <li>Output n-channel transistors off (Including the n-channel transistor off leakage current.)</li> <li>V<sub>IN</sub> = V<sub>DD</sub></li> </ul>	Ports A and G with the open-drain specifications			1.0	μA
		I <sub>IH</sub> (3)	When an external clock is used, $V_{IN} = V_{DD}$	OSC1			1.0	
		I <sub>IL</sub> (1)	<ul> <li>Output n-channel transistors off</li> <li>V<sub>IN</sub> = V<sub>SS</sub></li> </ul>	Ports with the open-drain specifications	-1.0			
Lov	v-level input current	I <sub>IL</sub> (2)	<ul> <li>Output n-channel transistors off</li> <li>V<sub>IN</sub> = V<sub>SS</sub></li> </ul>	Ports with the pull-up resistor specifications	-1.3	-0.35		mA
		I <sub>IL</sub> (3)	V <sub>IN</sub> = V <sub>SS</sub>	RES	-45	-10		
		I <sub>IL</sub> (4)	When an external clock is used, $V_{IN} = V_{SS}$	OSC1	-1.0			μA
Hig	h-level output voltage	V <sub>OH</sub> (1)	• I <sub>OH</sub> = -50 μA • V <sub>DD</sub> = 4.0 to 6.0 V	Ports with the pull-up resistor specifications	V <sub>DD</sub> – 1.2			
ling	n-level output voltage	V <sub>OH</sub> (2)	I <sub>OH</sub> = -10 μA	Ports with the pull-up resistor specifications	V <sub>DD</sub> – 0.5			
	v-level output voltage	V <sub>OL</sub> (1)	• I <sub>OL</sub> = 10 mA • V <sub>DD</sub> = 4.0 to 6.0 V	Port			1.5	
		V <sub>OL</sub> (2)	When $I_{OL} = 1$ mA and the $I_{OL}$ for each port is 1 mA or less.	Port			0.5	V
Hysteresis voltage High-level threshold voltage Low-level threshold voltage		V <sub>HIS</sub>				0.1 V <sub>DD</sub>		
		V <sub>tH</sub>		RES, INT, SCK, SI, and OSC1 with Schmitt specifications*5	0.4 V <sub>DD</sub>		0.8 V <sub>DD</sub>	
Schmitt	Low-level threshold voltage	V <sub>tL</sub>			0.25 V <sub>DD</sub>		0.6 V <sub>DD</sub>	

Parameter	Symbol	Conditions	Applicable pins and notes		Ratings		Unit
r aramotor		Conduono	, priodolo pillo dila lioteo	min	typ	max	Jint
Current drain*6	IDDOP (1)	• Figure 2, 4 MHz • 200 kHz to 4330 kHz	V <sub>DD</sub>		2	6	
Ceramic oscillator	IDDOP (2)	<ul> <li>Operating, with the output n-channel transistors off and the ports at V<sub>DD</sub>.</li> </ul>	V <sub>DD</sub>		2	6	mA
Standby mode	IDDst	<ul> <li>Output n-channel transistors off V<sub>DD</sub> = 6 V</li> <li>Ports at V<sub>DD</sub>, V<sub>DD</sub> = 2.5 V</li> </ul>	V <sub>DD</sub> V <sub>DD</sub>		0.05 0.025	10 5	μA
Oscillator characteristics Ceramic oscillator	f <sub>CFOSC</sub> *7	• Figure 2, fo = 4 MHz	OSC1, OSC2	3920	4000	4080	kHz
Oscillator frequency*8	t <sub>CFS</sub>	• Figure 3, fo = 4 MHz				10	ms
Pull-up resistor I/O ports	RPP	<ul> <li>Output n-channel transistors off</li> <li>V<sub>IN</sub> = V<sub>SS</sub>, V<sub>DD</sub> = 5 V</li> </ul>	Pull-up resistor specification ports	8	14	30	kΩ
RES	Ru	$V_{IN} = V_{SS}, V_{DD} = 5 V$	RES	200	500	800	
External reset characteristics Reset time	t <sub>RST</sub>				See figure 4.		
Pin capacitances	Ср	<ul> <li>f = 1 MHz</li> <li>With all pins other than the pin being tested at V<sub>IN</sub> = V<sub>SS</sub>.</li> </ul>			10		pF
Serial clock Input clock cycle time	t <sub>CKCY</sub> (1)	Figure 5	SCK	2.0			
Output clock cycle time	t <sub>CKCY</sub> (2)	Figure 5	SCK		$64 \times T_{CYC}^{*9}$		
Input clock low-level pulse width	t <sub>CKL</sub> (1)	Figure 5	SCK	0.6			
Output clock low-level pulse width	t <sub>CKL</sub> (2)	Figure 5	SCK		$32 \times T_{CYC}$		
Input clock high-level pulse width	t <sub>СКН</sub> (1)	Figure 5	SCK	0.6			
Output clock high-level pulse width	t <sub>СКН</sub> (2)	Figure 5	SCK		$32 \times T_{CYC}$		
Serial input Data setup time	t <sub>ICK</sub>	<ul> <li>Stipulated with respect to the rising edge of SCK.</li> <li>Figure 5</li> </ul>	SI	0.2			μs
Data hold time	t <sub>CKI</sub>	, iguro o	SI	0.2			
Serial output Output delay time	tско	<ul> <li>Stipulated with respect to the falling edge of SCK.</li> <li>With an external resistor of 1 kΩ and an external capacitor of 50 pF on only the n-channel open-drain pins.</li> <li>Figure 5</li> </ul>	SO			0.4	
Pulse output function Period	t <sub>PCY</sub>	• Figure 6 • T <sub>CYC</sub> = 4 × system clock	PE0		$64  imes T_{CYC}$		
High-level pulse width	t <sub>PH</sub>	period • With an external resistor of 1 kΩ and an external capacitor of 50 pE on only	PE0		$32 \times T_{CYC} \pm 10\%$		
Low-level pulse width	t <sub>PL</sub>	capacitor of 50 pF on only the n-channel open-drain pins.	PE0		$\begin{array}{c} 32 \times T_{CYC} \\ \pm 10\% \end{array}$		

	Demonster	O week al		Oraditions		Applicable pins		Ratings		1.1 34
	Parameter	Symbol		Conditions		and notes	min	typ	max	Unit
	Resolution				V <sub>DD</sub> = 3 to 6 V			8		bit
	Absolute precision		$AV_{+} = V_{DD}$	A/D converter speed 1/1	$V_{DD}$ = 3.5 to 6 V			±1	±2	LSB
	Absolute precision		$AV_{-} = V_{SS}$	A/D converter speed 1/2	$V_{DD}$ = 3.5 to 6 V			±1	±2	LOD
	Occurrence disco	TOAD	When the A speed is no namely 26 :	( )/	V <sub>DD</sub> = 3.5 to 6 V		24 (T <sub>CYC</sub> = 0.92 μs)		312 (T <sub>CYC</sub> = 12 μs)	
converter characteristics	Conversion time	TCAD		VD converter he half (1/2), × T <sub>CYC</sub>	$V_{DD}$ = 3 to 6 V		47 (T <sub>CYC</sub> = 0.92 μs)		612 (T <sub>CYC</sub> = 12 μs)	μs
Jara	Input reference voltage	AV+				AV <sub>+</sub>	AV_		$V_{DD}$	v
erch	input relefence voltage	AV_ AV_	AV_	$V_{SS}$		AV+	•			
converte	Input reference current range	IRIF	$AV+ = V_{DD}$	, $AV_{-} = V_{SS}$	-	AV <sub>+</sub> , AV_	200	500	800	μΑ
A/D c	Analog input voltage range	VAIN				AD0 to AD7	AV_		AV+	V
			Including th leakage cur V <sub>AIN</sub> = V <sub>DD</sub>		v <sub>DD</sub> = 3 to 6 v	AD0 to AD7 (The I/O shared			1	
	Analog port input current	IAIN	V <sub>AIN</sub> = V <sub>SS</sub>		have open- drain		-1			μA
-		Cw	When PE1 open drain	has the specifications.		WDR		0.01 ±5%		μF
og time	Recommended constants*10	Rw	When PE1 open drain	has the specifications.		WDR		680 ±1%		kΩ
Watchdog timer		RI	When PE1 open drain	has the specifications.		WDR		100 ±1%		Ω
1	Clear time (discharge)	t <sub>WCT</sub>	Figure 7			WDR	10			μs
	Clear period (charge)	twccy	Figure 7			WDR	4.2			ms

Notes:1. Allowed up to the amplitude generated when the oscillator shown in figure 2 is used with the recommended circuit constants and driven by the IC.

2. The average over a 100 ms period.

3. The operating V<sub>DD</sub> supply voltage must be maintained from the point the HALT instruction is executed until the IC has fully entered the standby state. Applications must also assure that no chattering occurs on the PA3 pin during the HALT instruction execution cycle.

4. Recommended circuit constants that have been verified to oscillate stably according to the oscillator element manufacturer using the Sanyostipulated oscillator characteristics evaluation board.

5. The OSC1 pin will have Schmitt characteristics when external clock oscillator is selected with the two-pin RC oscillator option.

6. These are the results of testing using our (Sanyo's) characteristics evaluation board with the recommended circuit constants used as external components. The current flowing in the IC's output transistors and transistors that have pull-up resistors is not included.

7. f<sub>CFOSC</sub> is the frequency when the recommended circuit constants from table 1 are used as external components.

8. Indicates the time required to achieve stable oscillation from the point V<sub>DD</sub> rises above the lower limit of the operating voltage range (See figure 3). 9.  $T_{CYC} = 4 \times \text{the system clock period}$ 

10. If the application could be used in an environment in which condensation is possible, extra care with respect to the leakage between PE1 and adjacent pins and leakage associated with external resistors and capacitor is required during design.




Figure 1 External Clock Input Waveform






Figure 2 Ceramic Oscillator Circuit





#### **Table 1 Recommended Ceramic Oscillator Circuit Constants**

4 MHz (Murata Mfg. Co., Ltd.)	C1	33 pF ±10%
CSA4.00MG	C2	33 pF ±10%
CST4.00MGW (Internal capacitor)	R	0 Ω
4 MHz (Kyocera Corporation)	C1	33 pF ±10%
KBR4.0MSA	C2	33 pF ±10%
KBR4.0MKS (Internal capacitor)	R	0 Ω



Note: If the power supply rise time is zero, the reset time when CRES = 0.1  $\mu$ F will be between 10 and 100 ms.

If the power supply rise time is long, increase the value of CRES so that the reset time is at least 10 ms.








Figure 5 Serial I/O Timing



The load conditions are the same as those in figure 4.





t<sub>WCCY</sub>: The charge time due to the time constant of the circuit consisting o the external components Cw, Rw, and RI. t<sub>WCT</sub>: The discharge time due to software processing.

Figure 7 Watchdog Timer Waveform

#### LC651154L, 651152L

### Absolute Maximum Ratings at Ta = 25°C, $V_{SS} = 0 V$

Parameter	Symbol	Conditions	Applicable pins and notes	Ratings	Unit	
Maximum supply voltage	V <sub>DD</sub> max		V <sub>DD</sub>	-0.3 to +7.0		
Output voltage	Vo		OSC2	Allowed up to the generated voltage.		
Input voltage	V <sub>I</sub> (1)		OSC1 *1	-0.3 to V <sub>DD</sub> + 0.3	V	
Input voltage	V <sub>I</sub> (2)	$V_{I}(2)$ TEST, $\overline{RES}$ , $AV_{+}$ , $AV_{-}$		-0.3 to V <sub>DD</sub> + 0.3	v	
	V <sub>IO</sub> (1)	PC0 to PC3, PD0 to PD3, PE0, 1, PF0 to PF3	Open-drain specification ports	-0.3 to +15		
I/O voltage	V <sub>IO</sub> (2)	PC0 to PC3, PD0 to PD3, PE0, 1, PF0 to PF3	Pull-up resistor specification ports	-0.3 to V <sub>DD</sub> + 0.3		
	V <sub>IO</sub> (3)	PA0 to PA3, PG0 to PG3		-0.3 V <sub>DD</sub> + 0.3		
Peak output current	I <sub>OP</sub>		I/O ports	-2 to +20		
	I <sub>OA</sub>	Per single pin, averaged over 100 ms	I/O ports	-2 to +20		
			PC0 to PC3			
	$\Sigma I_{OA}$ (1)	The total current for PC0 to PC3, PD0 to PD3, and PE0 to PE1 *2	PD0 to PD3	-15 to +100		
Average output current		PD0 to PD3, and PE0 to PE1 **2	PE0 to PE1		mA	
			PF0 to PF3			
	$\Sigma I_{OA}$ (2)	The total current for PF0 to PF3, PG0 to PG3,	PG0 to PG3	-15 to +100		
		and PA0 to PA3 (See note 2.) *2	PA0 to PA3			
	Pd max (1)	Ta = -40 to +85°C (DIP package)		310		
Allowable power dissipation	Pd max (2)	Ta = -40 to +85°C (MFP package)		220	mW	
	Pd max (3)	Ta = -40 to +85°C (SSOP package)		160	1	
Operating temperature	Topr			-40 to +85	°C	
Storage temperature	Tstg			-55 to +125	-0	

# Allowable Operating Ranges at Ta = -40 to +85°C, $V_{SS}$ = 0 V, $V_{DD}$ = 2.2 to 6.0 V (Unless otherwise specified.)

Parameter	Cumbal	Conditions	Appliable size and nates		Ratings		Unit
Parameter	Symbol	Conditions	Applicable pins and notes	min	typ	max	Unit
Operating supply voltage	V <sub>DD</sub>		V <sub>DD</sub>	2.2		6.0	
Standby supply voltage	V <sub>ST</sub>	RAM and register values retained*3	V <sub>DD</sub>	1.8		6.0	
	V <sub>IH</sub> (1)	Output n-channel transistors off	Ports C, D, E, and F with open-drain specifications	0.7 V <sub>DD</sub>		13.5	
	V <sub>IH</sub> (2)	Output n-channel transistors off	Ports C, D, E, and F with pull-up resistor specifications	0.7 V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (3)	Output n-channel transistors off	Port A, G	0.7 V <sub>DD</sub>		V <sub>DD</sub>	
High-level input voltage	V <sub>IH</sub> (4)	Output n-channel transistors off	The INT, SCK, and SI pins with open-drain specifications	0.8 V <sub>DD</sub>		13.5	
	V <sub>IH</sub> (5)	Output n-channel transistors off	The INT, SCK, and SI pins with pull-up resistor specifications	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH</sub> (6)	V <sub>DD</sub> = 1.8 to 6.0 V	RES	0.8 V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (7)	External clock specifications	OSC1	0.8 V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IL</sub> (1)	Output n-channel transistors off	Port	V <sub>SS</sub>		0.2 V <sub>DD</sub>	
	V <sub>IL</sub> (2)	Output n-channel transistors off	INT, SCK, SI	V <sub>SS</sub>		0.15 V <sub>DD</sub>	
Low-level input voltage	V <sub>IL</sub> (3)	Output n-channel transistors off	OSC1	V <sub>SS</sub>		0.15 V <sub>DD</sub>	
	V <sub>IL</sub> (4)		TEST	V <sub>SS</sub>		0.2 V <sub>DD</sub>	
	V <sub>IL</sub> (5)		RES	V <sub>SS</sub>		0.15 V <sub>DD</sub>	

Parameter	Cumbal	Conditions	Applicable pins		Ratings		- Unit
Parameter	Symbol	Conditions	and notes	min	typ	max	Onit
Operating frequency (cycle time)	fop (Tcyc)	The clock may have a frequency up to 4.16 MHz when the divide-by-four internal divider circuit option is used.		200 (20)		1040 (3.84)	kHz (µs)
External clock conditions		Figure 1.					
Frequency	text	Either the divide-by-three or divide-by-	OSC1	200		4160	kHz
Pulse width	textH, textL	four internal divider circuit must be used if	OSC1	100			ns
Rise and fall times	textR, textF	the clock frequency exceeds 1.040 MHz.	OSC1			100	ns
Recommended oscillator circuit constants							
Two-pin RC oscillator	Cext	Figure 2	OSC1, OSC2		270 ±5%		pF
	Rext				12 ±1%		kΩ
Ceramic oscillator *4		Figure 3			See table 1.		

# Electrical Characteristics at Ta = -40 to +85°C, $V_{SS}$ = 0 V, $V_{DD}$ = 2.2 to 6.0 V (Unless otherwise specified.)

	Parameter	Symbol	Conditions	Applicable pins and notes		Ratings	,	Unit
	i didiletei	Symbol	Conditions		min	typ	max	
		I <sub>IH</sub> (1)	<ul> <li>Output n-channel transistors off (Including the n-channel transistor off leakage current.)</li> <li>V<sub>IN</sub> = 13.5 V</li> </ul>	Ports C, D, E and F with the open-drain specifications			5.0	
High-level input current		I <sub>IH</sub> (2) off leakage current.) o • V <sub>IN</sub> = V <sub>DD</sub> o		Ports A and G with the open-drain specifications			1.0	μA
		I <sub>IH</sub> (3)	When an external clock is used, $V_{IN} = V_{DD}$	OSC1			1.0	
		I <sub>IL</sub> (1)	Output n-channel transistors off     V <sub>IN</sub> = V <sub>SS</sub>	Ports with the open-drain specifications	-1.0			
Lov	v-level input current	I <sub>IL</sub> (2)	Output n-channel transistors off     V <sub>IN</sub> = V <sub>SS</sub>	Ports with the pull-up resistor specifications	-1.3	-0.35		mA
		I <sub>IL</sub> (3)	V <sub>IN</sub> = V <sub>SS</sub>	RES	-45	-10		μA
		I <sub>IL</sub> (4)	When an external clock is used, $V_{IN} = V_{SS}$	OSC1	-1.0			
High-level output voltage		V <sub>OH</sub>	• I <sub>OH</sub> = -10 µA	Ports with the pull-up resistor specifications	V <sub>DD</sub> – 0.5			
		V <sub>OL</sub> (1)	• I <sub>OL</sub> = 3 mA	Port			1.5	1
Lov	v-level output voltage	V <sub>OL</sub> (2)	When $I_{OL} = 1$ mA and the $I_{OL}$ for each port is 1 mA or less.	Port			0.4	V
eristics	Hysteresis voltage	V <sub>HIS</sub>				0.1 V <sub>DD</sub>		
Schmitt characteristics	High-level threshold voltage	V <sub>tH</sub>		RES, INT, SCK, SI, and OSC1 with Schmitt specifications* <sup>5</sup>	0.4 V <sub>DD</sub>		0.8 V <sub>DD</sub>	
Schmit	Low-level threshold voltage	V <sub>tL</sub>			0.2 V <sub>DD</sub>		0.6 V <sub>DD</sub>	
	rent drain * <sup>6</sup> vo-pin RC oscillator	IDDOP (1)	<ul> <li>Operating, with the output n-channel transistors off</li> <li>With the ports at V<sub>DD</sub></li> <li>Figure 2, fosc = 800 kHz (typical)</li> </ul>	V <sub>DD</sub>		1.0	4	
Ce	eramic oscillator	IDDOP (2)	• Figure 3, 4 MHz, divide-by-four circuit used	V <sub>DD</sub>		1.5	4	]
		IDDOP (3)	• Figure 3, 4 MHz, divide-by-four circuit used $V_{DD} = 2.2 \text{ V}$	V <sub>DD</sub>		0.5	1	
		IDDOP (4)	• Figure 3, 400 kHz	V <sub>DD</sub>		1.0	2.5	MA
		IDDOP (5)	• Figure 3, 800 kHz	V <sub>DD</sub>		1.5	4	]
E>	ternal clock	IDDOP (6)	<ul> <li>200 kHz to 1024 kHz, no divider circuit</li> <li>600 kHz to 3120 kHz, divide-by-three circuit used</li> <li>800 kHz to 4160 kHz, divide-by-four circuit used</li> </ul>	V <sub>DD</sub>		1.5	4	
St	andby mode	IDDst	Output n-channel transistors off, $V_{DD} = 6 V$	V <sub>DD</sub>		0.05	10	μA
		Ports at $V_{DD}$ , $V_{DD}$ = 2.2 V		V <sub>DD</sub>		0.020	4	

Parameter	Symbol	Conditions	Applicable pins and notes		Ratings		Unit
				min	typ	max	
Oscillator characteristics Ceramic oscillator Oscillator frequency	fcfosc*7	<ul> <li>Figure 3, fo = 400 kHz</li> <li>Figure 3, fo = 800 kHz</li> <li>Figure 3, fo = 1 MHz</li> <li>Figure 3, fo = 4 MHz, with the divide-by-four circuit used.</li> </ul>	OSC1, OSC2 OSC1, OSC2 OSC1, OSC2 OSC1, OSC2	392 784 980 3920	400 800 1000 4000	408 816 1020 4080	kHz
Oscillator stabilization time *8	tCFS	<ul> <li>Figure 4, fo = 400 kHz</li> <li>Figure 4, fo = 800 kHz, 1 MHz, or 4 MHz, with the divide-by-four circuit used.</li> </ul>				10 10	ms
Two-pin RC oscillator Oscillator frequency	f <sub>MOSC</sub>	<ul> <li>Figure 2, Cext = 270 pF ±5%</li> <li>Figure 2, Rext = 5.6 kΩ ±1%</li> </ul>	OSC1, OSC2	290	400	841	kHz
Pull-up resistor I/O ports			8	14	30	kΩ	
RES	Ru	$V_{IN} = V_{SS}, V_{DD} = 5 V$	RES	200	500	800	
External reset characteristics Reset time	t <sub>RST</sub>				See figure 5.		
Pin capacitances	Ср	<ul> <li>f = 1 MHz</li> <li>With all pins other than the pin being tested at V<sub>IN</sub> = V<sub>SS</sub>.</li> </ul>			10		pF
Serial clock Input clock cycle time	t <sub>CKCY</sub> (1)	Figure 6	SCK	2.0			
Output clock cycle time	t <sub>CKCY</sub> (2)	Figure 6	SCK		$64 \times T_{CYC}^{*9}$		
Input clock low-level pulse width	t <sub>CKL</sub> (1)	Figure 6	SCK	2.0			
Output clock low-level pulse width	t <sub>CKL</sub> (2)	Figure 6	SCK		$32 \times T_{CYC}$		
Input clock high-level pulse width	t <sub>CKH</sub> (1)	Figure 6	SCK	2.0			
Output clock high-level pulse width	t <sub>CKH</sub> (2)	Figure 6	SCK		$32 \times T_{CYC}$		
Serial input							
Data setup time	t <sub>ICK</sub>	<ul> <li>Stipulated with respect to the rising edge of SCK.</li> <li>Figure 6</li> </ul>	SI	0.5			μs
Data hold time	t <sub>CKI</sub>		SI	0.5			
Serial output Output delay time	<sup>t</sup> ско	<ul> <li>Stipulated with respect to the falling edge of SCK.</li> <li>With an external resistor of 1 kΩ and an external capacitor of 50 pF on only the n-channel open-drain pins.</li> <li>Figure 6</li> </ul>	SO			1.0	
Pulse output function Period	t <sub>PCY</sub>	<ul> <li>Figure 7</li> <li>TCYC = 4 × system clock period</li> </ul>	PE0		$64 \times T_{CYC}$		
High-level pulse width	t <sub>PH</sub>	<ul> <li>With an external resistor of 1 kΩ and an external capacitor of 50 pF on only the a chapter of a prior</li> </ul>	PE0		$\begin{array}{c} 32 \times T_{CYC} \\ \pm 10\% \end{array}$		
Low-level pulse width	tPL	the n-channel open-drain pins.	PE0		$\begin{array}{c} 32 \times T_{CYC} \\ \pm 10\% \end{array}$		

	Parameter	Symbol	Condition		Applicable pins		Ratings		Unit
	Falameter	Symbol	Conditions	5	and notes	min	typ	max	Unit
	Resolution						8		bit
	Absolute precision		$AV_+ = V_{DD}$ $AV = V_{SS}$				±1	±2	LSB
	Conversion time	TCAD	When the A/D converter speed is normal (1/1), namely $26 \times T_{CYC}$			99 (T <sub>CYC</sub> = 3.84 µs)		312 (T <sub>CYC</sub> = 12 µs)	μs
A/D converter characteristics		TCAD	When the A/D converter speed is one half (1/2), namely $51 \times T_{CYC}$			195 (T <sub>CYC</sub> = 3.84 µs)		612 (T <sub>CYC</sub> = 12 μs)	
ara	Input reference voltage	AV+			AV <sub>+</sub>	AV_		V <sub>DD</sub>	V
r ch	input relefence voltage	AV_		V <sub>DD</sub> = 3 to 6 V	AV_	V <sub>SS</sub>		AV+	v
onverte	Input reference current range	I <sub>RIF</sub>	$AV_+ = V_{DD}$ $AV = V_{SS}$		AV <sub>+</sub> , AV_	200	500	800	μA
A/D c(	Analog input voltage range	V <sub>AIN</sub>			AD0 to AD7	AV_		AV+	V
	Analog port input current	nt I <sub>AIN</sub>	Including the output off leakage current. $V_{AIN} = V_{DD}$	-	AD0 to AD7 (The I/O shared			1	
			V <sub>AIN</sub> = V <sub>SS</sub>		function ports have open- drain specifications.)	-1			μA
		Cw	When PE1 has the open-drain specifications.		WDR		0.1 ±5%		μF
	Recommended constants*10	Rw	When PE1 has the open-drain specifications.		WDR		680 ±1%		kΩ
_		RI	When PE1 has the open-drain specifications.	$V_{DD} = 2.2 \text{ to } 6 \text{ V}$	WDR		100 ±1%		Ω
ime	Clear time (discharge)	t <sub>WCT</sub>	Figure 8		WDR	100			μs
og t	Clear period (charge)	t <sub>WCCY</sub>	Figure 8		WDR	31			ms
Watchdog timer		Cw	When PE1 has the open-drain specifications.		WDR		0.047 ±5%		μF
>	Recommended constants*10	Rw	When PE1 has the open-drain specifications.		WDR		680 ±1%		kΩ
		RI	When PE1 has the open-drain specifications.	V <sub>DD</sub> = 2.2 to 6 V	WDR		100 ±1%		Ω
	Clear time (discharge)	t <sub>WCT</sub>	Figure 8	1	WDR	40			μs
	Clear period (charge)	t <sub>WCCY</sub>	Figure 8		WDR	14			ms

Notes:1. Allowed up to the amplitude generated when the oscillator shown in figure 3 is used with the recommended circuit constants and driven by the IC.

2. The average over a 100 ms period.

3. The operating V<sub>DD</sub> supply voltage must be maintained from the point the HALT instruction is executed until the IC has fully entered the standby

state. Applications must also assure that no chattering occurs on the PA3 pin during the HALT instruction execution cycle. 4. Recommended circuit constants that have been verified to oscillate stably according to the oscillator element manufacturer using the Sanyostipulated oscillator characteristics evaluation board.

5. The OSC1 pin will have Schmitt characteristics when external clock oscillator is selected with the two-pin RC oscillator option.

6. These are the results of testing using our (Sanyo's) characteristics evaluation board with the recommended circuit constants used as external components. The current flowing in the IC's output transistors and transistors that have pull-up resistors is not included.

7. f<sub>CFOSC</sub> is the frequency when the recommended circuit constants from table 1 are used as external components.

8. Indicates the time required to achieve stable oscillation from the point V<sub>DD</sub> rises above the lower limit of the operating voltage range (See figure 4). 9.  $T_{CYC} = 4 \times \text{the system clock period}$ 

10. If the application could be used in an environment in which condensation is possible, extra care with respect to the leakage between PE1 and adjacent pins and leakage associated with external resistors and capacitor is required during design.





Figure 1 External Clock Input Waveform










Figure 3 Ceramic Oscillator Circuit






#### **Table 1 Recommended Ceramic Oscillator Circuit Constants**

4 MHz (Murata Mfg. Co., Ltd.)	C1	33 pF ±10%
CSA4.00MG	C2	33 pF ±10%
CST4.00MGW (Internal capacitor)	R	0 Ω
4 MHz (Kyocera Corporation)	C1	33 pF ±10%
KBR4.0MSA	C2	33 pF ±10%
KBR4.0MKS (Internal capacitor)	R	0 Ω
1 MHz (Murata Mfg. Co., Ltd.)	C1	100 pF ±10%
CSB1000J	C2	100 pF ±10%
	R	3.3 kΩ
800 kHz (Murata Mfg. Co., Ltd.)	C1	100 pF ±10%
CSB800J	C2	100 pF ±10%
	R	3.3 kΩ
400 kHz (Murata Mfg. Co., Ltd.)	C1	220 pF ±10%
CSB400P	C2	220 pF ±10%
	R	3.3 kΩ



Note: If the power supply rise time is zero, the reset time when  $CRES = 0.1 \, \mu F$ will be between 10 and 100 ms.

If the power supply rise time is long, increase the value of CRES so that the reset time is at least 10 ms.








Figure 6 Serial I/O Timing



The load conditions are the same as those in figure 5.





 $t_{WCCY}: \begin{array}{l} \mbox{The charge time due to the time constant of the circuit consisting of the external components Cw, Rw, and RI.} \\ t_{WCT}: \end{array} \label{eq:WCT} The discharge time due to software processing.}$ 

Figure 8 Watchdog Timer Waveform

RC Oscillator Characteristics for the LC651154L and LC651152L

Figure 9 shows the RC oscillator characteristics for the LC651154L and LC651152L. However, the sample-to-sample variation in the LC651154L and LC651152L RC oscillator frequency described below does occur.

1) When:  $V_{DD} = 2.2 \text{ to } 6.0 \text{ V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C}$ External constants: Cext = 270 pF Rext = 12.0 k $\Omega$   $f_{MOSC}$  will be: 290 kHz  $\leq f_{MOSC} \leq 841 \text{ kHz}$ Therefore, only the above circuit constants are recommended.

If use of circuit constants other than the above is unavoidable, they must be in the following ranges.

Cext = 150 to 390 pF $Rext = 3 \text{ to } 20 \text{ k}\Omega$ (See figure 9.)

- Note 8. The oscillator frequency must be in the range 350 to 850 kHz when  $V_{DD} = 5.0$  V and Ta = 25°C.
- Note 9. Applications must be designed to have adequate margins so that the oscillator frequency falls in the operating clock frequency range (see the oscillator divider option table) for the voltage range  $V_{DD} = 2.2$  to 6.0 V and for the temperature range Ta = -40 to 85°C.





Figure 9 RC Oscillator Frequency Data (Representative Values)

#### Notes on Printed Circuit Board Design

This section describes points that require care concerning noise from the point of view of the microcontroller and presents means of preventing associated problems when designing a printed circuit board to use with these products in a mass produced end product. The ideas presented in this section are effective design techniques for preventing and avoiding problems (such as incorrect microcontroller operation and program failures) due to noise.

- 1. The  $V_{DD}$  and  $V_{SS}$  power supply pins
  - Insert capacitors that meet the following conditions between the V<sub>DD</sub> and V<sub>SS</sub> power supply pins.
  - The lengths of the lines between the  $V_{DD}$  and  $V_{SS}$  pins and the capacitors C1 and C2 should be as close to exactly equal as possible (L1 = L1', L2 = L2'). Furthermore, these distances should be as short as possible.
  - Insert two capacitors, C1 and C2 in parallel, with C1 having a large capacitance and C2 having a small capacitance.
  - The V<sub>DD</sub> and V<sub>SS</sub> lines in the printed circuit board pattern should be wider than any other lines in the pattern.



- 2. The OSC1 and OSC2 clock I/O pins
  - If the ceramic oscillator option is selected (See figure 2-1.)
  - Keep the lines between the clock I/O pins (input: OSC1, output: OSC2) and the external components as short as possible (the distance Losc in the figure).
  - Make the length of the lines (Lvss + L1 and Lvss + L2) from the microcontroller  $V_{SS}$  pin to the  $V_{SS}$  side of the capacitors connected to the oscillator element as short as possible.
  - $V_{SS}$  line for the oscillator circuit and other  $V_{SS}$  line should branch from a point nearest to the  $V_{SS}$  pin.
  - Due to the capacitances of the wiring on the printed circuit board, it may be necessary to modify the values of the oscillator circuit constants (including the values of the capacitors C1 and C2 and the limiting resistor Rd) from the values presented in this catalog. We recommend consulting the manufacturer of the oscillator element with regard to these circuit constants.
    If the 2-pin RC oscillator option is selected (Figure 2-2)
  - Keep the lines between the clock I/O pins (input: OSC1, output: OSC2) and the external components (the capacitor Cext and the resistor Rext) as short as possible (the distance Losc in the figure).
  - Make the length of the lines (Lvss + Lc) from the microcontroller  $V_{SS}$  pin to the  $V_{SS}$  side of the capacitor functioning as the oscillator element as short as possible.
  - Take the  $V_{SS}$  used by the oscillator circuit (as well as other  $V_{SS}$  usages) from a point as close as possible to the  $V_{SS}$  pin.
  - If the external oscillator option is selected (Figure 2-3)
  - Keep the line between the clock input pin (OSC1) and the external oscillator circuit as short as possible (the distance Losc in the figure).
  - Leave the clock output pin (OSC2) open.
  - Make the length (Losc) of the lines to the V<sub>DD</sub> and V<sub>SS</sub> pins used by the external oscillator as short as possible.
     — Other points that apply to all oscillator circuits:
  - Keep all lines that carry signals that change rapidly, signals that have large amplitudes due to being connected to the mediumvoltage handling capacity ports, or signals that carry large currents as far away from the oscillator circuit as possible. Also, do not allow such signal lines to cross any clock-signal related lines.







Figure 2-1 Sample Oscillator Circuit 1 (Ceramic oscillator)



#### Figure 2-2 Sample Oscillator Circuit 2 (2-pin RC oscillator)





- 3. RES: Reset pin
  - Keep the length of lines (Lres in the figure) from the RES pin to external circuits as short as possible.
  - Keep the length of the lines (L1 and L2) to the capacitor (Cres) inserted between  $\overline{\text{RES}}$  and  $V_{\text{SS}}$  as short as possible.




Figure 3 RES Pin Wiring

- 4. TEST: Test pin
  - Keep the length of the line (L) from the TEST pin to the  $V_{SS}$  pin as short as possible.
  - Run the line from the TEST pin to the  $V_{SS}$  pin as close to the  $V_{SS}$  pin as possible.




Figure 4 TEST Pin Wiring

5. AD0 to AD7: Analog input pins

Analog input pin lines, such as those used to connect to an A/D converter input pin or a comparator input pin should be connected so as to meet the following conditions.

- Keep the line (L1) between the limiting resistor (R1) and the analog input pin as short as possible.
- Locate the capacitor inserted between the analog input pins and the AV- pin (the A/D converter reference voltage input pin) as close as possible to the AV- input pin. That is, make the line length L1 + L2 as short as possible.




Figure 5 Analog Input Pin Wiring

#### 6. I/O pins

All of the pins on these products function as both input and output pins.

- When used as an input pin, insert a limiting resistor, and keep the length of the line to that pin as short as possible. Supplement: This is not only useful in printed circuit board design, but is also useful in preventing and avoiding problems (such as incorrect microcontroller operation and program failures) by taking the program specifications and microcontroller option selections described below into consideration.
- If signals are input from external sources when the microcontroller power supply is unstable, select the medium-voltage handling capacity (n-channel open drain) output as the output type option for that input pin, and also insert a limiting resistor in the input circuit.
- Always implement key chattering exclusion measures for external signals applied to microcontroller input pins.
- The pin output data should be re-output periodically with an output instruction (OP or SPB).

- When reading data input to a pin that can function as either input or output, set the output value for that pin to 1 every time the input is read using an output instruction (OP or SPB).
- 7. Unused pins
  - See the users manual for the product or refer to the pin functions as described in the semiconductor report for the device.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of September, 1999. Specifications and information herein are subject to change without notice.