

**SANYO**

No. 3493

CMOS LSI

**LC66E408****4-bit Microcontroller  
with Built-in EPROM****Preliminary****OVERVIEW**


The LC66E408 is a 4-bit microcontroller with a built-in 8 Kbyte EPROM. It is compatible with the LC6640X series mask ROM devices, making it ideal for program and prototype development.

The LC66E408 features 33 user-defined options comprising output configuration, output level after reset, watchdog timer and oscillator configuration options. The output configuration options are open-drain, open-drain with pull-up, and CMOS. The oscillator options are ceramic resonator, RC oscillator and external clock.

The LC66E408 operates from a 5 V supply and is available in 42-pin ceramic DICs and 48-pin QICs.

**FEATURES**


- 33 user-defined options including port output configuration, output level after reset and watchdog timer options
- Ceramic resonator, RC oscillator or external clock option
- 8 Kbyte EPROM (0000H to 2007H user addressable)
- Compatible with the LC6640X series mask ROM devices
- 0.92 to 10.0  $\mu$ s instruction cycle time
- 5 V supply
- 42-pin DIC and 48-pin QIC

**PINOUTS**


**SANYO Electric Co., Ltd. Semiconductor Business Headquarters**  
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

## PACKAGE DIMENSIONS


Unit mm  
3127-DIC42S



3157-QIC48



## BLOCK DIAGRAM



## PIN DESCRIPTION

Number		Name	Description
DIC42S	QIP48		
1	44	D0/P00	Multiplexed 4-bit input/output port P0 (P00 to P03) and data bus lines (D0 to D3)
2	45	D1/P01	

Number		Name	Description
DIC42S	QIP48		
3	46	D2/P02	Multiplexed 4-bit input/output port P0 (P00 to P03) and data bus lines (D0 to D3)
4	47	D3/P03	
5	48	D4/P10	
6	1	D5/P11	Multiplexed 4-bit input/output port P1 (P10 to P13) and data bus lines (D4 to D7)
7	2	D6/P12	
8	3	D7/P13	
9	4	A0/SIO/P20	
10	5	A1/SO0/P21	
11	7	A2/SCK0/P22	Multiplexed 4-bit input/output port P2 (P20 to P23), serial input 0 (SIO), serial output 0 (SO0), serial clock 0 (SCK0), interrupt request 0 (INT0) and address bus lines (A0 to A3)
12	8	A3/INT0/P23	
13	9	A4/INT1/P30	
14	10	A5/POUT0/P31	Multiplexed 4-bit input/output port P3 (P30 to P33), interrupt request 1 (INT1), timer outputs (POUT0 and POUT1), hold-mode control input (HOLD) and address bus lines (A4 to A6)
15	11	A6/POUT1/P32	
16	12	HOLD/P33	
17	13	A7/P40	
18	14	A8/P41	Multiplexed 4-bit input/output port P4 (P40 to P43) and address bus lines (A7 to A10)
24	22	A9/P42	
25	23	A10/P43	
19	15	VPP/TEST	CPU test input
20	16	VSS	Ground
21	17	OSC1	External oscillator connections
22	20	OSC2	
23	21	RES	Reset input
26	24	A11/P50	
27	25	A12/P51	Multiplexed 4-bit input/output port P5 (P50 to P53), interrupt request 2 (INT2) and address bus lines (A11 to A13)
28	26	A13/P52	
29	27	INT2/P53	
30	28	SI1/P60	
31	29	SO1/P61	Multiplexed 4-bit input/output port P6 (P60 to P63), serial input 1 (SI1), serial output 1 (SO1), serial clock 1 (SCK1), event counter input (PIN1) and data security control input (DASEC)
32	31	SCK1/P62	
33	32	DASEC/PIN1/P63	
34	33	PC2	2-bit input/output port PC
35	34	PC3	
36	35	AN1/PD0	
37	36	AN2/PD1	Multiplexed 4-bit input port PD (PD0 to PD3), PROM program control input (PGM) and analog-to-digital converter inputs (AN1 to AN4)
38	37	AN3/PD2	
39	38	AN4/PD3/PGM	
40	39	VDD	5 V supply

Number		Name	Description
DIC428	QIP48		
41	40	AN5/PE0/CE	Multiplexed 2-bit input port PE (PE0 to PE1), PROM chip enable (CE) and output enable (OE), and analog-to-digital converter inputs (AN5 and AN6)
42	41	AN6/PE1/OE	
-	6, 18, 19, 30, 42, 43	NC	No connection

## SPECIFICATIONS

### Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage range	V <sub>DD</sub>	-0.3 to 7.0	V
Ports P2 to P6 (excluding P33) input voltage range. See note 1.	V <sub>I1</sub>	-0.3 to 15.0	V
Input voltage range for all inputs. See note 2.	V <sub>I2</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
Ports P2 to P6 (excluding P33) output voltage range. See note 1.	V <sub>O1</sub>	-0.3 to 15.0	V
Output voltage range for all outputs. See note 2.	V <sub>O2</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
Ports P0, P1, P4 and P5 output source current	-I <sub>OP1</sub>	2	mA
Ports P2, P3 (excluding P33), P6 and PC output source current	-I <sub>OP2</sub>	4	mA
Ports P0 to P6 (excluding P33) and PC output sink current	I <sub>ON</sub>	20	mA
Ports P0 to P3 (excluding P33), P40 and P41 total sink current	$\Sigma I_{ON1}$	75	mA
Ports P42, P43, P5, P6 and PC total sink current	$\Sigma I_{ON2}$	75	mA
Ports P0 to P3 (excluding P33), P40 and P41 total source current	- $\Sigma I_{OP1}$	25	mA
Ports P42, P43, P5, P6 and PC total source current	- $\Sigma I_{OP2}$	25	mA
Power dissipation (DIP42S)	P <sub>D1</sub>	600	mW
Power dissipation (QIP48)	P <sub>D2</sub>	430	mW
Operating temperature range	T <sub>opr</sub>	10 to 40	°C
Storage temperature range	T <sub>stg</sub>	-55 to 125	°C

#### Notes

1. Open-drain output configuration option
2. All output configuration options

### Recommended Operating Conditions

T<sub>a</sub> = 25 °C, V<sub>SS</sub> = 0 V

Parameter	Symbol	Rating	Unit
Supply voltage	V <sub>DD</sub>	5.0	V
Supply voltage range	V <sub>DD</sub>	4.5 to 5.5	V
Hold-mode supply voltage range for data retention	V <sub>DD</sub>	1.8 to 5.5	V

**Electrical Characteristics** $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = 10 \text{ to } 40^\circ\text{C}$  unless otherwise noted

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Supply current	$I_{DD}$	4 MHz ceramic resonator	-	4.5	8.0	mA
		4 MHz external clock	-	6.5	11.0	mA
		RC oscillator	-	4	8	mA
Halt-mode supply current	$I_{DDHT}$	4 MHz ceramic resonator	-	3.0	5.5	mA
		4 MHz external clock	-	3.5	6.0	mA
		RC oscillator	-	3.0	5.5	mA
Hold-mode supply current	$I_{DHD}$	$V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$	-	0.01	10.0	$\mu\text{A}$
Ports P2, P3 (excluding P33), P5 and P6, RES and OSC1 LOW-level input voltage	$V_{IL1}$	Output n-channel transistor OFF. See note 1.	$V_{SS}$	-	$0.25V_{DD}$	V
HOLD/P33 LOW-level input voltage	$V_{IL2}$	$V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$	$V_{SS}$	-	$0.25V_{DD}$	V
Ports P0, P1, P4, PC, PD and PE, and TEST LOW-level input voltage	$V_{IL3}$	Output n-channel transistor OFF. See note 1.	$V_{SS}$	-	$0.3V_{DD}$	V
Ports P2 to P6 (excluding P33) HIGH-level input voltage	$V_{IH1}$	Output n-channel transistor OFF. See note 1.	$0.75V_{DD}$	-	13.5	V
HOLD/P33, RES and OSC1 HIGH-level input voltage	$V_{IH2}$	Output n-channel transistor OFF	$0.75V_{DD}$	-	$V_{DD}$	V
Ports P0, P1, PC, PD and PE HIGH-level input voltage	$V_{IH3}$	Output n-channel transistor OFF. See note 1.	$0.7V_{DD}$	-	$V_{DD}$	V
Ports P0 to P6 (excluding P33) and PC LOW-level output voltage	$V_{OL}$	$I_{OL} = 1.6 \text{ mA}$	-	-	0.4	V
		$I_{OL} = 10 \text{ mA}$	-	-	1.5	
Ports P2, P3 (excluding P33), P6 and PC HIGH-level output voltage	$V_{OH1}$	$I_{OH} = -1 \text{ mA}$ . See note 3.	$V_{DD} - 1.0$	-	-	V
		$I_{OH} = -0.1 \text{ mA}$ . See note 3.	$V_{DD} - 0.5$	-	-	
Ports P0, P1, P4 and P5 HIGH-level output voltage	$V_{OH2}$	$V_{DD} = 4.5 \text{ V}$ , $I_{OH} = -0.2 \text{ mA}$ . See note 4.	2.4	-	-	V
		$I_{OH} = -0.13 \text{ mA}$ . See note 4.	$V_{DD} - 1.35$	-	-	
Ports P2, P3, P5 and P6, and RES and OSC1 Schmitt-trigger LOW-level threshold voltage	$V_L$		$0.25V_{DD}$	-	$0.5V_{DD}$	V
Ports P2, P3, P5, and P6, and RES and OSC1 Schmitt-trigger HIGH-level threshold voltage	$V_H$		$0.5V_{DD}$	-	$0.75V_{DD}$	V
Ports P2, P3, P5 and P6, RES and OSC1 Schmitt-trigger hysteresis voltage	$V_{HYS}$		-	$0.1V_{DD}$	-	V
LOW-level input current for all inputs	$I_{IL}$	$V_I = V_{SS}$ , output n-channel transistor OFF. See note 2.	-1	-	-	$\mu\text{A}$
Ports P2 to P6 (excluding P33) HIGH-level input current	$I_{IH1}$	$V_I = 13.5 \text{ V}$ , output n-channel transistor OFF. See note 1.	-	-	5	$\mu\text{A}$
Ports P0, P1 and P33, and RES and OSC1 HIGH-level input current	$I_{IH2}$	$V_I = V_{DD}$ , output n-channel transistor OFF. See note 1.	-	-	1	$\mu\text{A}$

Parameter	Symbol	Condition	Rating			Unit
			min	typ	max	
Ports P2, P3, PD and PE HIGH-level input current	I <sub>H3</sub>	V <sub>I</sub> = V <sub>DD</sub> , output n-channel transistor OFF. See note 1.	-	-	1	μA
Ports P2 to P6 output leakage current	I <sub>OFF1</sub>	V <sub>I</sub> = 13.5 V. See note 2.	-	-	5	μA
Ports P0, P1 and PC output leakage current	I <sub>OFF2</sub>	V <sub>I</sub> = V <sub>DD</sub> . See note 2.	-	-	1	μA
Ports P0, P1, P4 and P5 output current with pull-up option	I <sub>P0</sub>	V <sub>I</sub> = V <sub>SS</sub> , V <sub>DD</sub> = 5.5 V. See note 4.	-1.6	-	-	mA
Ceramic resonator input frequency	f <sub>CF</sub>		-	4	-	MHz
Ceramic resonator input stabilization time	t <sub>CPS</sub>		-	-	10	ms
RC oscillator input frequency	f <sub>RC</sub>	R = 2.2 kΩ ±1%, C = 100 pF ±1%	2	3	4	MHz
External RC oscillator capacitance	C <sub>ext</sub>		-	100	-	pF
External RC oscillator resistance	R <sub>ext</sub>		-	2.2	-	kΩ

**Notes**

1. Ports with CMOS output configuration option cannot be used as input ports.
2. Open-drain output configuration option
3. CMOS output configuration option
4. Pull-up output configuration option

**A/D converter characteristics**V<sub>DD</sub> = 4.5 to 5.5 V, V<sub>SS</sub> = 0 V, T<sub>a</sub> = 10 to 40 °C


Parameter	Symbol	Rating			Unit
		min	typ	max	
Resolution	R <sub>es</sub>	-	6	-	bits
Absolute accuracy	A <sub>ABS</sub>	-	±1	±1.5	lsb
Linearity error	L <sub>in</sub>	-	±0.5	±1	lsb
AN1 to AN6 analog input voltage	V <sub>INAD</sub>	V <sub>SS</sub>	-	V <sub>DD</sub>	V
Low-speed conversion time	t <sub>CADL</sub>	-	128cyc	256cyc	μs
High-speed conversion time	t <sub>CADH</sub>	-	64cyc	128cyc	μs

**Comparator characteristics**V<sub>DD</sub> = 4.5 to 5.5 V, V<sub>SS</sub> = 0 V, T<sub>a</sub> = 10 to 40 °C

Parameter	Symbol	Rating			Unit
		min	typ	max	
AN1 to AN6 comparator accuracy	A <sub>CECM</sub>	-	±1	±1.5	lsb
AN1 to AN6 threshold voltage	V <sub>THCM</sub>	V <sub>SS</sub>	-	V <sub>DD</sub>	V
AN1 to AN6 input voltage	V <sub>INCM</sub>	V <sub>SS</sub>	-	V <sub>DD</sub>	V
Conversion time	t <sub>CCM</sub>	-	-	90	μs

## Timing Characteristics

### Serial Input/output timing





$V_{DD} = 4.5$  to  $5.5$  V,  $V_{SS} = 0$  V,  $T_a = 10$  to  $40$  °C

Parameter	Symbol	Rating			Unit
		min	typ	max	
Instruction cycle time	$t_{CYC}$	0.92	-	10	μs
$\overline{SCK}_0$ and $\overline{SCK}_1$ serial clock input cycle time	$t_{CKY}$	0.9	-	-	μs
$\overline{SCK}_0$ and $\overline{SCK}_1$ serial clock output cycle time	$t_{CYC}$	2t <sub>CYC</sub>	-	-	μs
$\overline{SCK}_0$ and $\overline{SCK}_1$ serial clock input pulselength	$t_{CKL}$	0.4	-	-	μs
$\overline{SCK}_0$ and $\overline{SCK}_1$ serial clock output pulselength	$t_{CKH}$	$t_{CYC}$	-	-	μs
$\overline{SCK}_0$ and $\overline{SCK}_1$ serial clock output rise time	$t_{CKR}$	-	-	0.1	μs
$\overline{SCK}_0$ and $\overline{SCK}_1$ serial clock output fall time	$t_{CKF}$	-	-	0.1	μs
$SI_0$ and $SI_1$ serial data setup time	$t_{CKS}$	0.3	-	-	μs
$SI_0$ and $SI_1$ serial data hold time	$t_{CKH}$	0.3	-	-	μs
$SO_0$ and $SO_1$ serial data output delay	$t_{CKO}$	-	-	0.3	μs

#### Note


Each test input and output has an RC load as shown in the following figure.



**External clock timing**

$V_{DD} = 4.5$  to  $5.5$  V,  $V_{SS} = 0$  V,  $T_a = 10$  to  $40$  °C

Parameter	Symbol	Rating			Unit
		min	typ	max	
OSC1 external clock input frequency	$f_{ext}$	0.4	-	4.35	MHz
OSC1 external clock LOW-level input pulselength	$t_{exdL}$	70	-	-	ns
OSC1 external clock HIGH-level input pulselength	$t_{exdH}$	70	-	-	ns
OSC1 external clock input rise time	$t_{exdR}$	-	-	30	ns
OSC1 external clock input fall time	$t_{exdF}$	-	-	30	ns

**Interrupt and reset timing**

$V_{DD} = 4.5$  to  $5.5$  V,  $V_{SS} = 0$  V,  $T_a = 10$  to  $40$  °C

Parameter	Symbol	Rating			Unit
		min	typ	max	
INT0 LOW-level pulselength	$t_{OL}$	2lcyc	-	--	μs
INT0 HIGH-level pulselength	$t_{OH}$	2lcyc	-	-	μs
INT1 and INT2 LOW-level pulselength	$t_{IL}$	2lcyc	-	-	μs
INT1 and INT2 HIGH-level pulselength	$t_{IH}$	2lcyc	-	-	μs
PIN1 LOW-level input pulselength	$t_{PINL}$	2lcyc	-	-	μs
PIN1 HIGH-level input pulselength	$t_{PINH}$	2lcyc	-	-	μs
RES LOW-level input pulselength	$t_{RSL}$	3lcyc	-	-	μs
RES HIGH-level input pulselength	$t_{RSH}$	3lcyc	-	--	μs

**INPUT AND OUTPUT FUNCTIONS**

The LC66E408 has many multiplexed pins whose function is controlled by software. The function of each of

these pins is described in table 1. Note that the oscillator type is selected by user option.

Table 1. Pin functions

Name	I/O	Function
D0/P00	I/O	Ports P00 to P03 can be addressed as either a 4-bit port or four, single-bit ports. They function as data bus lines when memory is addressed. They also have halt-mode control functions.
D1/P01		
D2/P02		
D3/P03		
D4/P10	I/O	Ports P10 to P13 can be addressed as either a 4-bit port or four, single-bit ports. They function as data bus lines when memory is addressed.
D5/P11		
D6/P12		
D7/P13		
A0/SI0/P20	I/O	Ports P20 to P23 can be addressed as either a 4-bit port or four, single-bit ports. They function as address bus inputs when memory is addressed. Port P20 also functions as a serial data input, P21 as a serial data output, P22 as a serial data clock and P23 as an interrupt request, pulselength measurement and event counter input using timer 0.
A1/SO0/P21		
A2/SCK0/P22		
A3/INT0/P23		
A4/INT1/P30	I/O	Ports P30 to P32 can be addressed as either a 3-bit port, a 4-bit port with P33 or three, single-bit ports. They function as address bus inputs when memory is addressed. Port P30 also functions as an interrupt request input, P31 as a square-wave output from timer 0 and P32 as a square-wave output from timer 1 and a PWM output.
A5/POUT0/P31		
A6/POUT1/P32		
HOLD/P33	I	Port P33 can be addressed as either a 4-bit port with P30 to P32 or a single-bit port. It functions as the hold-mode control input when P33 is LOW and the HOLD instruction is executed. The CPU restarts when P33 goes HIGH again. Reset signals on RES are ignored whenever HOLD/P33 is LOW, including when not in hold mode.
A7/P40	I/O	Ports P40 to P43 can be addressed as either a 4-bit port, four, single-bit ports or an 8-bit port with P50 to P53. They function as address bus inputs when memory is addressed.
A8/P41		
A9/P42		
A10/P43		
A11/P50	I/O	Ports P50 to P53 can be addressed as either a 4-bit port, four, single-bit ports or an 8-bit port with P40 to P43. Ports P50 to P52 function as address bus inputs when memory is addressed. Port P53 also functions as an interrupt request input.
A12/P51		
A13/P52		
INT2/P53		
SI1/P60	I/O	Ports P60 to P63 can be addressed as either a 4-bit port or four, single-bit ports. Port P60 also functions as a serial data input, P61 as a serial data output, P62 as a serial data clock and P63 as a data security control input and timer 1 event counter input.
SO0/P61		
SCK1/P62		
DASEC/PIN1/P63		
PC2	I/O	Ports PC2 and PC3 can be addressed as either a 2-bit port or two, single-bit ports.
PC3		

Table 1. Pin functions—continued

Name	I/O	Function
AN1/PD0	I	Ports PD0 to PD3 can be addressed as either a 4-bit port or four, single-bit ports. They also function as analog-to-digital converter inputs. In addition, port PD3 also functions as the memory program control input.
AN2/PD1		
AN3/PD2		
AN4/PD3/PGM		
AN5/PE0/CE	I	Ports PE0 to PE1 can be addressed as either a 2-bit port or two, single-bit ports. They function as chip enable and write enable, respectively, when memory is addressed. They also function as analog-to-digital converter inputs.
AN6/PE1/OE		
OSC1	I	DSC1 and DSC2 function as the external ceramic resonator or RC oscillator connections. When an external clock is used, OSC2 is left open.
OSC2	O	
RES	I	When RES goes LOW while HOLD/P33 is HIGH, the CPU is reset.
VPP/TEST	I	The CPU test input. Normally connected to ground.

## USER OPTIONS

### Oscillator Options

There are three user options for the oscillator—an external clock, an RC oscillator and a ceramic resonator. The internal circuits of OSC1 and OSC2 for the external clock, RC oscillator and ceramic resonator options are shown in figures 1, 2 and 3, respectively. Note the Schmitt-trigger inputs for both the external clock and RC oscillator options.



Figure 1. External clock option




Figure 2. RC oscillator option




Figure 3. Ceramic resonator option

### Output Options

There are two user options for the output configuration of each port—n-channel open-drain and p-channel, active pull-up, shown in figures 4 and 5, respectively.

Ports P2, P3, P5 and P6 have Schmitt-trigger inputs in both output configurations.




Figure 4. N-channel open-drain option

The p-channel pull-up option for ports P0, P1, P4 and P5 results in an n-channel sink transistor with a p-channel, active pull-up transistor configuration, and for ports P2, P3, P6 and PC, a CMOS configuration.




Figure 5. P-channel pull-up option

The n-channel open-drain outputs for ports P2 to P6 have a withstand voltage greater than 15 V.

### Output Level After Reset Option

The output level of ports P0 and P1 after a CPU reset is user selectable.

### Watchdog Timer Option

A watchdog timer is available to prevent program runaway.

**EPROM SPECIFICATION****Specifying Programs and Options**

The user-addressable memory is 0000H to 2007H. Addresses 0000H to 1FFFH are for user programs, and addresses 2000H to 2007H, for option specification. The

option specification is coded using the information shown in table 2.

Table 2. User options

Address	Data bit	Parameter	Option	
			0	1
2000H	D0	Watchdog timer function	No	Yes
	D1	Port P0 level after reset	LOW	HIGH
	D2	Port P1 level after reset	LOW	HIGH
	D3	No function	Set to 0	
	D4	Oscillator	RC oscillator or external clock	Ceramic resonator
	D5 to D7	No function	Set to 0	
2001H	D0	Port P00 output configuration	Open-drain	Pull-up
	D1	Port P01 output configuration		
	D2	Port P02 output configuration		
	D3	Port P03 output configuration		
	D4	Port P10 output configuration	Open-drain	Pull-up
	D5	Port P11 output configuration		
	D6	Port P12 output configuration		
	D7	Port P13 output configuration		
2002H	D0	Port P20 output configuration	Open-drain	CMOS
	D1	Port P21 output configuration		
	D2	Port P22 output configuration		
	D3	Port P23 output configuration		
	D4	Port P30 output configuration	Open-drain	CMOS
	D5	Port P31 output configuration		
	D6	Port P32 output configuration		
	D7	No function	Set to 0	
2003H	D0	Port P40 output configuration	Open-drain	Pull-up
	D1	Port P41 output configuration		
	D2	Port P42 output configuration		
	D3	Port P43 output configuration		
	D4	Port P50 output configuration	Open-drain	Pull-up
	D5	Port P51 output configuration		
	D6	Port P52 output configuration		
	D7	Port P53 output configuration		

Table 2. User options—continued

Address	Data bit	Parameter	Option	
			0	1
2004H	D0	Port P60 output configuration	Open-drain	CMOS
	D1	Port P61 output configuration		
	D2	Port P62 output configuration		
	D3	Port P63 output configuration		
	D4 to D7	No function		Set to 0
2005H	D0 to D7	No function		Set to 0
2006H	D0 to D7	No function		Set to 0
2007H	D0, D1	No function	Open-drain	CMOS
	D2	Port PC2 output configuration		
	D3	Port PC3 output configuration		
	D4 to D7	No function		Set to 0

The assembler execute command when specifying programs and options using a Sanyo cross assembler is LC66S.EXE.

## EPROM Programming

The EPROM can be programmed using a special adapter board, W66EP308D/408D for the 42-pin DIC and

W66EP308Q/408Q for the 48-pin QIP, as shown in figure 6, and a universal EPROM programmer.




Figure 6. EPROM programmer adapter boards

The EPROM programmer should be Intel 27128 compatible with a programming voltage,  $V_{PP}$ , of 21 V. The recommended programmers are Advantest and the EVA800/850. Please contact your nearest Sanyo representative if you intend to use an alternative EPROM programmer.

The memory contents can be erased using any ultraviolet light source. An ultraviolet-light cover should be used during normal operation.

### Notes

1. Intel is a registered trademark of Intel Corporation.
2. Advantest is a registered trademark of ADVANTEST Corporation.

The EPROM programmer adapter incorporates a data security switch as shown in figure 6. When this switch is ON, data is secure, and when OFF, the data lines are floating and the EPROM can be programmed. Note that when the data lines are floating, the EPROM programmer will return an error. This error can be ignored.

## APPLICATION NOTES

## Reset Timing

The reset signal on **RES** should be held LOW for a minimum of three instruction cycles after the oscillator

has stabilized to ensure correct operation, as shown in figure 7.




Figure 7. Reset timing

After a reset occurs, all I/O ports are reset to open-drain output configuration with floating outputs, except for ports P0 and P1 which both have an output level after reset option. The output configuration of each port is then set using the specified options during the eight instruction cycles after **RES** goes HIGH. Program execution then begins from address 0000H.

The LC66E408/P408 can also be reset while in hold mode (**HOLD/P33** is LOW) as long as hold mode is exited before **RES** goes HIGH again.

## Reference Clock

The external circuit for a ceramic resonator is shown in figure 8, and the recommended resonator and component values, in table 3. The oscillator stabilization characteristics are shown in figure 9.




Figure 8. Ceramic resonator

Table 3. Recommended ceramic resonators

Ceramic resonator	Capacitance	
	C1	C2
4 MHz Murata CSA-4.00MG	33 pF ±10%	33 pF ±10%
4 MHz Kyocera KBR-4.0MS	33 pF ±10%	33 pF ±10%
4 MHz Murata CST-4.00MG with internal capacitor	N/A	N/A
4 MHz Kyocera KBR-4.0MES with internal capacitor	N/A	N/A




Figure 9. Ceramic resonator stabilization time

The external circuit for an RC oscillator is shown in figure 10.




Figure 10. RC oscillator

The external clock input connection is OSC1. The remaining oscillator connection, OSC2, should be left open as shown in figure 11.




Figure 11. External clock connection

## ORDERING INFORMATION

When ordering identical mask ROM and PROM devices simultaneously, provide an EPROM containing the target memory contents together with separate order forms for each of the mask ROM and PROM versions.

When ordering a PROM device, provide an EPROM containing the target memory contents together with an order form.

When ordering either an LC66404A 4 Kbyte or LC66406A 6 Kbyte mask ROM device, insert a jump

Table 4. Device comparison

Parameter	Symbol	Condition	LC66E408	LC6640X series	Unit
Recommended supply voltage range	V <sub>DD</sub>		4.5 to 5.5	4.0 to 6.0	V
Maximum half-mode supply current	I <sub>DDHT</sub>	4 MHz ceramic resonator	5.5	3.0	mA
		4 MHz external clock	6.0	3.5	
		RC oscillator	5.5	3.0	
External RC oscillator capacitance	C <sub>ext</sub>		100	100	PF
External RC oscillator resistance	R <sub>ext</sub>		2.2	2.7	kΩ
Port output configuration after reset			Open-drain (P0 and P1 also have pull-up)	Specified by user option	

The RC oscillator frequency is determined by the external resistor and capacitor and has only been specified for R<sub>ext</sub> = 2.2 kΩ and C<sub>ext</sub> = 100 pF. The frequency for other values of R<sub>ext</sub> and C<sub>ext</sub> can be determined from the graph in figure 12.




Figure 12. RC oscillator frequency vs. external components

command, or any similar command, to avoid executing an address beyond the range of the target device. In addition, write a 0 into all locations above 2007H.

A comparison of the LC66E408 characteristics with those of the LC6640X mask ROM devices is shown in table 4.

A breakdown of the LC66 series devices, which includes the LC66E408 and LC6640X devices, is shown in table 5.

Table 5. LC66 series devices

Device	Pins	ROM capacity	RAM capacity	Package type
LC66304A/306A/308A	42	4/6/8 Kbyte ROM	512 bytes	DIP42S or QIP48
LC66E308	42	8 Kbyte EPROM	512 bytes	DIC42S or QIC48
LC66P308	42	8 Kbyte PROM	512 bytes	DIP42S or QIP48
LC66404A/406A/408A	42	4/6/8 Kbyte ROM	512 bytes	DIP42S or QIP48
LC66E408	42	8 Kbyte EPROM	512 bytes	DIC42S or QIC48
LC66P408	42	8 Kbyte PROM	512 bytes	DIP42S or QIP48
LC66506B/508B/512B/516B	64	6/8/12/16 Kbyte ROM	512 bytes	DIP64S or QIP64
LC66E516	64	16 Kbyte EPROM	512 bytes	DIC64S or QIC64
LC66P516	64	16 Kbyte PROM	512 bytes	DIP64S or QIP64

■ No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

■ Anyone purchasing any products described or contained herein for an above-mentioned use shall:

- ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;
- ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.

■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.