

No. 5175

LC72135M

PLL Frequency Synthesizer for Electronic Tuning



Overview

The LC72135M is a PLL frequency synthesizer LSI for tuners in car stereo and similar applications. High-performance AM/FM tuners can be easily implemented with this product.

Functions

- · High-speed programmable dividers
 - FMIN: 10 to 160 MHzpulse swallower


(built-in divide-by-two prescaler)

- --- AMIN: 2 to 40 MHzpulse swallower 0.5 to 10 MHzdirect division
- IF counter
 - HCTR 0.4 to 12 MHzAM/FM IF counter
 - LCTR 100 to 500 k Hz.....AM IF counter
- · Reference frequencies
 - Twelve selectable frequencies (4.5 or 7.2 MHz crystal)
 - 1, 3, 5, 9, 10, 3.125, 6.25, 12.5, 15, 25, 50 and 100 kHz
- · Phase comparator
 - Dead zone control
 - Unlock detection circuit
 - Deadlock clear circuit
- Built-in MOS transistor for forming an active low-pass filter
- I/O ports
 - Dedicated output ports: 4
 - Input or output ports: 2
 - Support clock time base output
- · Serial data I/O
 - Support CCB format communication with the system controller.
- · Operating ranges
 - Supply voltage......4.5 to 5.5 V
 - Operating temperature.....-40 to +85°C
- · Package
 - MFP20
 - · CCB is a trademark of SANYO ELECTRIC CO., LTD.
 - CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.


Package Dimensions

unit: mm


3036B-MFP20



Pin Assignment



Block Diagram



Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Pins	Ratings	Unit
Maximum supply voltage	V _{DD} max	V ₀₀	-0.3 to +7.0	٧
	V _{IN} 1 max	CE, CL, DI, AIN	-0.3 to +7.0	V
Maximum input voltage	V _{IN} 2 max	XIN, FMIN, AMIN, HCTR, LCTR/I1	-0.3 to V _{DD} + 0.3	٧
	V _{IN} 3 max	ĪOZ	-0.3 to +15	V
	V _O 1 max	DO	-0.3 to +7.0	٧
Maximum output voltage	V _O 2 max	XOUT, PD	-0.3 to V _{DD} + 0.3	٧.
	V _O 3 max	BOT to BO4, IO2, AOUT	-0.3 to +15	V
	l _O 1 max	BO1	0 to 3.0	mÅ
Maximum output current	I _O 2 max	AOUT, DO	0 to 6.0	mA
	I _O 3 max	BO2 to BO4, IO2	0 to 10.0	mA
Allowable power dissipation	Pd max	Ta ≤ 85°C	180	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Allowable Operating Ranges at $Ta = -40 \text{ to } +85^{\circ}\text{C}$, $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Pins	Conditions	min	typ	max	Unit
Supply voltage	V _{DD}	V _{DD}		4.5		5.5	V
	V _{IH} 1	CE, CL, DI		0.7 V _{DD}		6.5	V
Input high-level voltage	V _{(H} 2	LCTR/I1		0.7 V _{DD}		V _{DD}	V
	V _{1H} 3	ĪO2		0.7 V _{DD}		13	٧
Input low-level voltage	V _{IL}	CE, CL, DI, 102, LCTR/I1		0		0.3 V _{DD}	٧
Output voltage	V _O 1	DO	4.70	0		+6.5	V
Output Voltage	V _O 2	BO1 to BO4, IO2, AOUT		0		+13	V
	f _{IN} 1	XIN	V _{IN} 1	1		8	MHz
	f _{IN} 2	FMIN	V _{IN} 2	10		160	MHz
land for a comment	f _{IN} 3	AMIN	V _{IN} 3, SNS = 1	2		40	MHz
Input frequency	f _{IN} 4	AMIN	V _{IN} 4, SNS = 0	0.5	·	10	MHz
	f _{IN} 5	HCTR	V _{IN} 5	0.4		12	MHz
	f _{IN} 6	LCTR/I1	V _{IN} 6	100		500	kHz
	V _{IN} 1	XIN	f _{IN} 1	400		1500	mVrms
	V _{IN} 2-1	FMIN	f = 10 to 130 MHz	40		1500	mVrms
	V _{IN} 2-2	FMIN	f = 130 to 160 MHz	70		1500	mVrms
	V _{IN} 3	AMIN	f _{IN} 3, SNS = 1	40		1500	mVrms
Input amplitude	V _{IN} 4	AMIN	f _{IN} 4, SNS = 0	40		1500	mVrms
	V _{IN} 5-1	HCTR	f _{IN} 5, IFS = 1	40		1500	mVrms
	V _{IN} 5-2	HCTR	f _{IN} 5, IFS = 0	70		1500	mVrms
	V _{IN} 6-1	LCTR/I1	f _{IN} 6, IFS = 1	40		1500	mVrms
	V _{IN} 6-2	LCTR/I1	f _{IN} 6, IFS = 0	70		1500	mVrms
Supported crystals	Xta!	XIN, XOUT	*	4.0		8.0	MHz

Note: * Recommended crystal oscillator CI values: CI \leq 120 Ω (For a 4.5 MHz crystal) CI \leq 70 Ω (For a 7.2 MHz crystal)

<Sample Oscillator Circuit>

Crystal oscillator: HC-49/U (manufactured by Kinseki, Ltd.), CL = 12 pF

C1 = C2 = 15 pF

The circuit constants for the crystal oscillator circuit depend on the crystal used, the printed circuit board pattern, and other items. Therefore we recommend consulting with the manufacturer of the crystal about evaluation and reliability.

LC72135M

Electrical Characteristics for the Allowable Operating Ranges at Ta = -40 to +85 °C, V_{SS} = 0 V

Parameter	Symbol	Pins	Conditions	min	typ	max	Unit
	Rf1	XIN			1.0		MΩ
	Rf2	FMIN			500		kΩ
Built-in feedback resistance	Rf3	AMIN			500		kΩ
	Rf4	HCTR		1	250		kΩ
	Rf5	LCTR/I1			250		kΩ
	Rpd1	FMIN			200		kΩ
Built-in pull-down resistor	Rpd2	AMIN		1	200		kΩ
Hysteresis	V _{HIS}	CE, CL, DI, 102, LCTR/I1			0.1 V _{DD}		V
Output high-level voltage	V _{OH} 1	PD	I _O = -1 mA	V _{DD} - 1.0			V
	V _{OL} 1	PD	l _O = 1 mA			1.0	٧
		504	1 _O = 0.5 mA			0.5	٧
	V _{OL} 2	BO1	1 _O = 1 mA			1.0	V
		00	I _O = 1 mA			0.2	٧
Output low-level voltage	V _{OL} 3	DO	I _O = 5 mA			1.0	٧
		<u> </u>	I _O = 1 mA	1		0.2	٧
	V _{OL} 4	BO2 to BO4, 102	l _O = 5 mA			1.0	V
			I _O = 8 mA			1.6	V
	V _{OL} 5	AOUT	l _O = 1 mA, AIN = 1.3 V			0.5	٧
	I _{IH} 1	CE, CL, DI	V _I = 6.5 V			5.0	V
	I _{IH} 2	LCTR/I1	V _I = V _{DD} , L/I1 = 0			5.0	μΑ
	I _{IH} 3	ĪŌ2	V _I = 13 V			5.0	μΑ
Input high-level current	I _{IH} 4	XIN	V _I = V _{DD}	2.0		11	μА
	I _H 5	FMIN, AMIN	V _I = V _{DD}	4.0		22	μА
	I _{JH} 6	HCTR, LCTR/I1	$V_1 = V_{DD}, L/11 = 1$	8.0		44	μА
•	l _{IH} 7~	AIN	V _I = 6.5 V			200	nA
	I _{IL} 1	CE, CL, DI	V _i = 0 V			5.0	μА
	ا _{ال} 2	LCTR/I1	V _i = 0 V, L/I1 = 0			5.0	μА
to the test of a conser	t _{IL} 3	ĪŌ2	V _i = 0 V			5.0	μА
Input low-level current	I _{IL} 4	XIN	V _I = 0 V	2.0		11	μΑ
	1 _{IL} 5	FMIN, AMIN	V _I = 0 V	4.0		22	μА
	I _{IL} 6	HCTR, LCTR/I1	V _I = 0 V, L/I1 = 1	8.0		44	μА
	I _{IL} 7	AIN	V _I = 0 V		•	200	nA
Output off leakage current	l _{OFF} 1	BO1 to BO4, AOUT, IO2	V _O = 13 V			5.0	μА
	I _{OFF} 2	DO	V _O = 6.5 V			5.0	μА
High-level three-state off leakage current	loffh	PD	V _O = V _{OO}		0.01	200	nA
Low-level three-state off leakage current	OFFL	PD	V _O = 0 V		0.01	200	nA
Input capacitance	C _{IN}	FMIN			6		pF
	I _{DD} 1	V _{DD}	Xtal = 7.2 MHz, $f_{ N}2 = 130 \text{ MHz},$ $V_{ N}2 = 40 \text{ mVrms}$		5	10	mA
Current drain	I _{DD} 2	V _{DD}	PLL block stopped (PLL INHIBIT), Xtal oscillator operating (Xtal = 7.2 MHz)		0.5		mA
	I _{DD} 3	V _{DD}	PLL block stopped Xtal oscillator stopped			10	μА

Pin Functions

Symbol	Pin No.	Туре	Functions	Circuit configuration
XIN XOUT	1 20	Xtal OSC	Crystal resonator connection (4.5/7.2 MHz)	W
FMIN	14	Local oscillator signal input	FMIN is selected when the serial data input DVS bit is set to 1. The input frequency range is from 10 to 160 MHz. The input signal passes through the internal divide-bytwo prescaler and is input to the swallow counter. The divisor can be in the range 272 to 65535. However, since the signal has passed through the divide-by-two prescaler, the actual divisor is twice the set value.	A02599
AMIN	13	Local oscillator signat input	AMIN is selected when the serial data input DVS bit is set to 0. When the serial data input SNS bit is set to 1; The input frequency range is 2 to 40 MHz. The signal is directly input to the swallow counter. The divisor can be in the range 272 to 65535, and the divisor used will be the value set. When the serial data input SNS bit is set to 0; The input frequency range is 0.5 to 10 MHz. The signal is directly input to a 12-bit programmable divider. The divisor can be in the range 4 to 4095, and the divisor used will be the value set.	A02599
CE	2	Chip enable	Set this pin high when inputting (DI) or outputting (DO) serial data.	A02500
CL	4	Ciock	Used as the synchronization clock when inputting (DI) or outputting (DO) serial data.	D S A02600
DI	3	Data input	Inputs serial data transferred from the controller to the LC72135M.	A02600
DO	5	Data output	Outputs serial data transferred from the LC72135M to the controller. The content of the output data is determined by the serial data DOC0 to DOC2.	A02501
v _{DD}	15	Power supply	The LC72135M power supply pin (V _{DO} = 4.5 to 5.5 V) The power on reset circuit operates when power is first applied.	

Continued on next page.

Continued from preceding page.

Symbol	Pin No.	Туре	Functions	Circuit configuration
V _{SS}	19	Ground	The LC72135M ground	-
BO1 BO2 BO3 BO4	6 7 8 9	Output port	 Dedicated output pins The output states are determined by BO1 to BO4 bits in the serial data. Data: 0 = open, 1 = low All output ports are set to the open state following a power-on reset. A time base signal (8 Hz) can be output from the BO1 pin. (When the serial data TBC bit is set to 1.) Care is required when using the BO1 pin, since it has a higher on impedance that the other output ports (pins BO2 to BO4). 	A02601
ĪŌZ	12	I/O port	VO dual-use pins The direction (input or output) is determined by bit IOC2 in the serial data. Data: 0 = input port, 1 = output port When specified for use as input ports: The state of the input pin is transmitted to the controller over the DO pin. Input state: low = 0 data value high = 1 data value When specified for use as output ports: The output states are determined by the IO2 bit in the serial data. Data: 0 = open, 1 = low The pin function as input pin following a power-on reset.	A02602
PD	16	Charge pump output	PLL charge pump output When the frequency generated by dividing the local oscillator frequency by N is higher than the reference frequency, a high level is output from the PD pin. Similarly, when that frequency is lower, a low level is output. The PD pin goes to the high-impedance state when the frequencies match.	A02603
AIN AOUT	17 18	LPF amplifier transistor	The n-channel MOS transistor used for the PLL active low-pass filter.	A02504


Continued on next page.

Continued from preceding page.

Symbol	Pin No.	Туре	Functions	Circuit configuration
HCTR	11	IF counter	HCTR is selected when the LCTS bit in the serial data is set to 0. Accepts an input in the frequency range 0.4 to 12 MHz. The input signal is directly transmitted to the IF counter. The result is output starting the MSB of the IF counter using the DO pin. Four measurement periods are supported: 4, 8, 32, and 64 ms.	A02599
LCTR/I1	10	IF counter	LCTR is selected when the LCTS bit in the serial data is set to 1. (Set the L/I1 bit in the serial data to 1 when using the IF counter.) The input frequency range is 100 to 500 kHz. The signal is directly transmitted to the IF counter. The result, starting with the MSB of the IF counter, is output serially through the DO pin. There are four measurement times: 4, 8, 32, and 64 ms. If the L/I1 bit in the serial data is set to 0, the LCTR/I1 pin functions as an input port and the state of that input pin is transmitted to the controller from the DO pin. When the input state is low, the data will be 0, and when the state is high, the data will be 1.	S A04189


Serial Data I/O Methods

The LC72135M inputs and outputs data using the Sanyo CCB (computer control bus) audio LSI serial bus format. This LSI adopts an 8-bit address format CCB.




1. DI Control Data (Serial Data Input) Structure

• IN1 Mode



• IN2 Mode



2. DI Control Data Functions

No.	Control block/data				Fi	unctions		Related data
	Programmable divider data	Data that	sets the p	rogramma	ble divider	,		
	P0 to P15	A binary v DVS and				The LSB char	nges depending on	
:		DVS	SNS	LSB	Divisor	setting (N)	Actual divisor	
		1	*	P0		o 65535	Twice the value of the setting	
		0	1	P0	272 t	0 65535	The value of the setting	
		0	0	P4	4	to 4095	The value of the setting	
(1)		Note: P0						
	DVS, SNS	 Selects the the input f 					grammable divider, switches	
		DVS	\$NS	Input	pin		nput frequency range	
		1	•	FMI	N		10 to 160 MHz	
		0	1	AMI	N		2 to 40 MHz	
		0	0	AMI			0.5 to 10 MHz	
						tem for more i	nformation.	ļ
	Reference divider data 80 to 83	• Reference	frequenc	y (fref) sel	ection data	3.		
	no to no	R3	R2	R1	R0	Re	ference frequency (kHz)	
		0	0	0	0		100	
		0 0	0	0	1 0		50 25	
		0	0	i	i		25	
		0	1	0	0		12.5	
		0 0	1	0	1 0		6.25 3.125	
		Ö	1	1	1		3.125	
		1	0	0	0		10	
			0	0	1 0		9 5	
(2)			0		1		1	
		1	1	0	0		3	
		1	1	0	. 1		15	
		1	1	1	0	PLL	INHIBIT + Xtal OSC STOP	
		1	1	1	1		PLL INHIBIT	
		AMIN	orogramm N, HCTR a	ind LCTR		et to the pull-d	r block are stopped, the FMIN, own state (ground), and the charge	
	xs	• Crystal re	•	•	,			
		XS = 0: 4.	5 MHz					
		XS ≃ 1: 7.		nou in not	acted after	the naver on	ratel	
	IF counter control data	• IF counter				the power-on	ieset.	
	CTE	CTE = 1:1	Counter s	tart	4 2(0			
		CTE = 0:						
	GT0, GT1	• Determine	s the IF c	ounter me	asuremen	t period.		IFS
		GT1	GT0	Mea	surement t	time (ms)	Wait time (ms)	1
		0	0	·	4		3 to 4	
		0	1	1	8		3 to 4	
		1	0		32		7 to 8	
		1	1		64		7 to 8	
(3)						e information.	. ————————————————————————————————————	
	IF counter selection data					pin (and mode)).	
}	LCTS L/I1	L/I1 = 0: I				AM IF counter)	
		LCTS	L/I1		LCTR/I1	pin	HCTR pin]
		0	0	15 (ii	nput port)	,	HCTR	
		0	1	Off	(pulled do	wn)	(FM/AM IF counter)	
		1	0		l1 (input p	ort)	Off	
		1	1	LCTR (A	M IF coun	ter)	(pulled down)	
	L <u>. </u>			- · · · ·				-

Continued on next page.

LC72135M

Continued from preceding page.

No.	Control block/data	1			Functions		Related data
(4)	I/O port specification data IOC2	• Specifies to Data: 0 = it					
(5)	Output port data BO1 to BO4, IO2	 Data that determines the output from the BO1 to BO4, and IO2 output ports Data: 0 = open, 1 = low 					IOC2
	DO pin control data	Data that co			elected after the power-o oin output	n reset.	
	DOC0, DOC1, DOC2	DOC2	DOC1	DOC0	·	O pin state	
		0	0	0	Open	O piii state	
		0 0	0 1 1	1 0 1	Low when the unlock s end-UC*1 Open	tate is detected	
		1 1 1 1	0 0 1 1	0 1 0	Open The LCTR/I1 pin state* The IO2 pin state*3 Open	2	
					er the power-on reset.		
(6)		DO pin		Jneck for I	F counter measurement	Completion 1	ULO, UL1, CTE.
ν-,			① Со	unter start		; punter ③ CE; high mplete A02608	1002
		2. 0	from z When the me Depend	ero to one the IF cour easuremen ding on se), the DO pin automatica inter measurement compl it completion state, irial data I/O (CE; high) the	started (i.e., when CTE is changed illy goes to the open state. etes, the DO pin goes low to indicate the DO pin goes to the open state. the to the AM-IF counter function	
		Caution: The hig Als wil	e state of h) will be so, the D0 l output th	the DO pir open, reg) pin durin te content	ardless of the state of the g a data output period (a s of the internal DO serial	ied to be an output port. If (an IN1 or IN2 mode period with CE e DO control data (DOC0 to DOC2), an OUT mode period with CE high) at data in synchronization with the control data (DOC0 to DOC2).	
	Unlock detection data UL0, UL1				letection width for checki specified detection width	ng PLL lock. h is seen as an unlocked state.	
		UL1	ULO	øl	E detection width	Detector output	
		0	0	Stopped		Open	DOC0,
(7)		0	1	0		øE is output directly	DOC1,
		1	0	±0. 5 5 μs		øE is extended by 1 to 2 ms	DOC2
		1	1	±1.11 μs		øE is extended by 1 to 2 ms	
		L	e: In the o		state the DO pin goes lov	v and the UL bit in the serial data	
	Phase comparator	 			or dead zone.		
	control data DZ0, DZ1	DZ1	DZ0		Dead zo	ne mode	
			0	DZA			
(0)		1 0	1	DZB			
(8)		1	0	DZC			
			1	DZD			
		Dead zone	widths: [DZA < DZE	3 < DZC < DZD		
(9)	Clock time base TBC	from the B	01 pin. (E	301 data i	s invalid in this mode.)	ne base signal to be output	BO1
	Charge pump control data DLC	• Forcibly co	ntrols the	charge p	ump output.		
	, = 	DL				imp output	
(10)		0		Normal o	·		
(10)			adlock or		o the VCO control voltage	e (Vtune) going to zero and the VCO forcing the charge pump output to	:
					V _{CC} . (This is the dead		


Continued on next page.

Continued from preceding page.

No.	Control block/data	Functions	Related data
(11)	IF counter control data IFS	This data should be set to 1 during normal operation. Note that if this value is set to zero the system enters input sensitivity degradation mode, and the sensitivity is reduced to 10 to 30 mV rms. See the "IF Counter Operation" item for details.	
(12)	LSI test data TEST 0 to 3	LSI test data TEST0 TEST1 These values must all be set to 0. TEST2	
		These test data are set to 0 automatically after the power-on reset.	
(13)	DNC	Don't care. This data must be set to 0.	

3. DO Output Data (Serial Data Output)

• OUT Mode




4. DO Output Data


No.	Control block/data	Functions	Related data
(1)	I/O port data 12, 11	Latched from the pin states of the LCTR/I1 input port (L/I1 bit is set to 0) and the IO2 I/O port. These values follow the pin states regardless of the input or output setting. Data is latched when the data output mode is entered. I1 ← LCTR/I1 pin state High: 1 I2 ← IO2 pin state Low: 0	IOC2
(2)	PLL unlock data UL	Latched from the state of the unlock detection circuit. UL ← 0: Unlocked UL ← 1: Locked or detection stopped mode	ULO, UL1
(3)	IF counter binary data C19 to C0	Latched from the value of the IF counter (20-bit binary counter). C19 ← MSB of the binary counter C0 ← LSB of the binary counter	CTE, GTO, GT1

5. Serial Data Input (IN 1/IN2) t_{SU} , t_{HD} , t_{EL} , t_{ES} , $t_{EH} \ge 0.75~\mu s$, $t_{LC} \le 0.75~\mu s$






@ CL: Normai low




6. Serial Data Output (OUT) t_{SU} , t_{HD} , t_{EL} , t_{ES} , $t_{EH} \ge 0.75 \,\mu s$, t_{DC} , $t_{DH} \le 0.35 \,\mu s^*$

① CL: Normal high




@ CL: Normal low




Note: Since the DO pin is an n-channel open-drain pin, the time for the data to change (t_{DC} and t_{DH}) will differ depending on the value of the pull-up resistor and the printed circuit board capacitance.

7. Serial Data Timing




When stopped with CL low



When stopped with CL high

Parameter	Symbol	Pins	Conditions	min	typ	max	Unit
Data setup time	t _{SU}	DI, CL		0.75			μs
Data hold time	¹+10	DI, CL		0.75			μs
Clock low-level time	ţC.L	CL		0.75			με
Clock high-level time	ţсн	CL		0.75			μs
CE wait time	t _{EL}	CE, CL		0.75			μs
CE setup time	t _{ES}	CE, CL		0.75			μs
CE hold time	¹ EH	CE, CL		0.75	'		μs
Data latch change time	t _{LC}					0.75	μs
Data autout simo	t _{DC}	DO, CL	Differs depending on the value of the pull-up resistor			0.35	μs
Data output time	ф	DO, CE	and the printed circuit board capacitances.			0.55	دم ا

Programmable Divider Structure



	DVS	SNS	Input pin	Set divisor	Actual divisor: N	Input frequency range (MHz)
Α	1	•	FMIN	272 to 65535	Twice the set value	10 to 160
В	0	1	AMIN	272 to 65535	The set value	2 to 40
С	0	0	AMIN	4 to 4095	The set value	0.5 to 10

Note: * Don't care.

- 1. Programmable Divider Calculation Examples
 - FM, 50 kHz steps (DVS = 1, SNS = *, FMIN selected)

FM RF = 90.0 MHz (IF = +10.7 MHz)

FM VCO = 100.7 MHz

PLL fref = 25 kHz (R0 to R1 = 1, R2 to R3 = 0)

100.7 MHz (FM VCO) + 25 kHz (fref) + 2 (FMIN: divide-by-two prescaler) = $2014 \rightarrow 07DE$ (HEX)

_	_5		_	_	5			_	نــ	_													
0	1	1	1	1	0	1	1	1	1	1	٥	0	٥	O	٥	*	1			1	1	٥	٥
Dd	ř d	24	64	ď	PS	P.	Р7	Bd	99	P10	P11	P 12	P13	P14	P15	SNS	DAS	CTE	×s×	80	2	52	R3

A02817

• SW, 5 kHz steps (DVS = 0, SNS = 1, AMIN high-speed side selected)

SW RF = 21.75 MHz (IF = +450 kHz)

SW VCO = 22.20 MHz

PLL fref = 5 kHz (R0 = R2 = 0, R1 = R3 = 1)

22.2 MHz (SW VCO) + 5 kHz (fref) = $4440 \rightarrow 1158$ (HEX)

_																							
0	0	0	1	1	0	1	٥	1	٥	٥	0	1	٥	٥	0	1	٥			٥	1	0	1
8	P1	P2	Еď	P4	ę	94	2 d	84	64	01d	P11	5 t d	P13	P14	P15	SNS	SAG	CTE	sx	98	1E	H2	нз

402616

• MW, 10 kHz steps (DVS = 0, SNS = 0, AMIN low-speed side selected)

MW RF = 1000 kHz (IF = +450 kHz)

MW VCO = 1450 kHz

PLL fref = 10 kHz (R0 to R2 = 0, R3 = 1)


 $1450 \text{ kHz} \text{ (MW VCO)} + 10 \text{ kHz (fref)} = 145 \rightarrow 091 \text{ (HEX)}$

						_	_	_	5	<u>'</u> _		_		_									
*	*	*	*	1	D	٥	0	1	٥	٥	1	0	0	0	٥	0	0			٥	0	0	1
00	P1	P2	ь	Þα	E G	96	Ь7	Вd	64	01d	P11	P12	P13	P14	P15	SNS	SAO	CTE	xs	RO	B1	B2	H3

402619

IF Counter Structure

The LC72135M IF counter is a 20-bit binary counter that accepts an IF input from either the HCTR pin (for FM or AM IF counting) or the LCTR/I1 pin (for AM IF counting). The result of the count can be read out serially through the DO pin starting with the MSB.




OT4	CTO	Measurement time									
GT1	GT0	Measurement period (GT) (ms)	Wait time (twu) (ms)								
0	0	4	3 to 4								
0	1	8	3 to 4								
1	0	32	7 to 8								
1	1	64	7 to 8								

The IF frequency (Fc) is measured by determining how many pulses were input to an IF counter in a specified measurement period, GT.

$$Fc = \frac{C}{GT} \qquad (C = Fc \times GT)$$

C: Count value (number of pulses)

- 1. IF Counter Frequency Calculation Examples
 - When the measurement period (GT) is 32 ms, the count (C) is 53980 hexadecimal (342400 decimal): IF frequency (Fc) = 342400 + 32 ms = 10.7 MHz




• When the measurement period (GT) is 8 ms, the count (C) is E10 hexadecimal (3600 decimal): IF frequency (Fc) = 3600 + 8 ms = 450 kHz



A02822

2. IF Counter Operation



Before starting the IF count, the IF counter must be reset in advance by setting CTE in the serial data to 0.

The IF count is started by changing the CTE bit in the serial data from 0 to 1. The serial data is latched by the LC72135M when the CE pin is dropped from high to low. The IF signal must be supplied to the HCTR and LCTR pins in the period between the point the CE pin goes low and the end of the wait time at the latest. Next, the value of the IF counter at the end of the measurement period must be read out during the period that CTE is 1. This is because the IF counter is reset when CTE is set to 0.

Note: When operating the IF counter, the control microprocessor must first check the state of the IF-IC SD (station detect) signal and only after determining that the SD signal is present turn on IF buffer output and execute an IF count operation. Autosearch techniques that use only the IF counter are not recommended, since it is possible for IF buffer leakage output to cause incorrect stops at points where there is no station.

HCTR minimum input sensitivity standard

			T (MHZ)			
IFS	0.4 ≤ f < 0.5	0.5 ≤ 1 < 8	8 ≤ 1 ≤ 12			
1: Normal mode	40 mVrms (0.1 to 3 mVrms)	40 mVrms	40 mVrms (1 to 10 mVrms)			
0: Degradation mode	70 mVrms (10 to 15 mVrms)	70 mVrms	70 mVrms (30 to 40 mVrms)			

Note: Values in parentheses are actual performance values presented as reference data.

Unlock Detection Timing

1. Unlock Detection Determination Timing

Unlocked state detection is performed in the reference frequency (fref) period (interval). Therefore, in principle, unlock determination requires a time longer than the period of the reference frequency. However, immediately after changing the divisor N (frequency) unlock detection must be performed after waiting at least two periods of the reference frequency.




Figure 1 Unlocked State Detection Timing

For example, if fref is 1 kHz, i.e., the period is 1 ms, after changing the divisor N, the system must wait at least 2 ms before checking for the unlocked state.






Figure 2 Circuit Structure



3. Unlocked State Data Output Using Serial Data Output

In the LC72135M, once an unlocked state occurs, the unlocked state serial data (UL) will not be reset until a data input (or output) operation is performed. At the data output ① point in Figure 3, although the VCO frequency has stabilized (locked), since no data output has been performed since the divisor N was changed the unlocked state data remains in the unlocked state. As a result, even though the frequency has stabilized (locked), the system remains (from the standpoint of the data) in the unlocked state.

Therefore, the unlocked state data acquired at data output ①, which occurs immediately after the divisor N was changed, should be treated as a dummy data output and ignored. The second data output (data output ②) and following outputs are valid data.



Locked State Determination Flowchart


4. Directly Outputting Unlocked State Data from the DO Pin (Set by the DO pin control data)

Since the locking state (high = locked, low = unlocked) is output directly from the DO pin, the dummy data processing described in section 3 above is not required. After changing the divisor N, the locking state can be checked after waiting at least two reference frequency periods.

Clock Time Base Usage Notes

The pull-up resistor used on the clock time base output pin $(\overline{BO1})$ should be at least $100 \text{ k}\Omega$.

This is to prevent degrading the VCO C/N characteristics when a loop filter is formed using the built-in low-pass filter transistor. Since the clock time base output pin and the low-pass filter have a common ground internal to the IC, it is necessary to minimize the time base output pin current fluctuations and to suppress their influence on the low-pass filter. Also, to prevent chattering we recommend using a Schmitt input at the controller (microprocessor) that receives this signal.



Other Items

DZ1	DZ0	Dead zone mode	Charge pump	Dead zone
0	0	DZA	ON/ON	0 s
0	1	DZB	ON/ON	-0 s
1	0	DZC	OFF/OFF	+0 s
1	1	DZD	OFF/OFF	+ +0 s

1. Notes on the Phase Comparator Dead Zone

Since correction pulses are output from the charge pump even if the PLL is locked when the charge pump is in the ON/ON state, the loop can easily become unstable. This point requires special care when designing application circuits.

The following problems may occur in the ON/ON state.

- Side band generation due to reference frequency leakage
- · Side band generation due to both the correction pulse envelope and low frequency leakage


Schemes in which a dead zone is present (OFF/OFF) have good loop stability, but have the problem that acquiring a high C/N ratio can be difficult. On the other hand, although it is easy to acquire a high C/N ratio with schemes in which there is no dead zone, it is difficult to achieve high loop stability. Therefore, it can be effective to select DZA or DZB, which have no dead zone, in applications which require an FM S/R ratio in excess of 90 to 100 dB, or in which an increased AM stereo pilot margin is desired. On the other hand, we recommend selecting DZC or DZD, which provide a dead zone, for applications which do not require such a high FM signal-to-noise ratio and in which either AM stereo is not used or an adequate AM stereo pilot margin can be achieved.

404193

Dead Zone

The phase comparator compares fp to a reference frequency (fr) as shown in Figure 4. Although the characteristics of this circuit (see Figure 5) are such that the output voltage is proportional to the phase difference \emptyset (line A), a region (the dead zone) in which it is not possible to compare small phase differences occurs in actual ICs due to internal circuit delays and other factors (line B). A dead zone as small as possible is desirable for products that must provide a high S/N ratio.

However, since a larger dead zone makes this circuit easier to use, a larger dead zone is appropriate for popularly-priced products. This is because it is possible for RF signals to leak from the mixer to the VCO and modulate the VCO in popularly-priced products in the presence of strong RF inputs. When the dead zone is narrow, the circuit outputs correction pulses and this output can further modulate the VCO and generate beat frequencies with the RF signal.



2. Notes on the FMIN, AMIN, HCTR and LCTR/I1 Pins

Coupling capacitors must be placed as close as possible to their respective pins. A capacitance of about 100 pF is desirable. In particular, if a capacitance of 1000 pF or over is used for the HCTR and LCTR/I1 pins, the time to reach the bias level will increase and incorrect counting may occur due to the relationship with the wait time.


- 3. Notes on IF Counting → SD must be used in conjunction with the IF counting time When using IF counting, always implement IF counting by having the microprocessor determine the presence of the IF-IC SD (station detect) signal and turn on the IF counter buffer only if the SD signal is present. Schemes in which auto-searches are performed with only IF counting are not recommended, since they can stop at points where there is no signal due to leakage output from the IF counter buffer.
- 4. DO Pin Usage Techniques

In addition to data output mode times, the DO pin can also be used to check for IF counter count completion and for unlock detection output. Also, an input pin state can be output unchanged through the DO pin and input to the controller.


5. Power Supply Pins

A capacitor of at least 2000 pF must be inserted between the power supply V_{DD} and V_{SS} pins for noise exclusion. This capacitor must be placed as close as possible to the V_{DD} and V_{SS} pins.

Pin States after the Power ON Reset



Application System Example



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1996. Specifications and information herein are subject to change without notice.