

SANYO

No.2238A

LC7940A, 7941A

CMOS LSI



Dot Matrix LCD Drivers

Overview

The LC7940A, 7941A are large-scale dot matrix LCD segment driver LSIs. The LC7940A, 7941A latch display data of 80 bits transferred (serial or 4-bit parallel) from a controller and generate LCD drive signals. The LC7941A is a mirror image pin assignment version of the LC7940A. The LC7940A and LC7941A can be used together to provide high-density packaging. The LC7940A and LC7941A can be used in conjunction with common driver LC7942A (QIP80) to drive a wide-screen LCD panel.

Features

- On-chip LCD drive circuit (80 bits)
- Display duty : 1/8 to 1/128
- Display data may be input in serial or 4-bit parallel (pin-selectable).
- The chip disable pin can be used to reduce the power dissipation of the wide-screen LCD panel.
- Possible to apply the bias voltage externally
- Operating voltage/operating temperature
 - V_{DD} (logic section) : $5V \pm 10\%$ / -20 to $+85^{\circ}C$
 - $V_{DD} - V_{EE}$ (LCD section) : V_{DD} to $20V$ / -20 to $+85^{\circ}C$
- Data transfer clock : 3.3MHz max.
- CMOS process
- 100-pin flat plastic package

Equivalent Circuit Block Diagram**Case Outline 3089-Q100ALSI**
(unit : mm)

SANYO; QIP100A


Specifications and information herein are subject to change without notice.

SANYO Electric Co., Ltd. Semiconductor Overseas Marketing Div.
Natsume Bldg., 18-6, 2-chome, Yushima, Bunkyo-ku, TOKYO 113 JAPAN

2260TA/9246KI, TS No.2238-1/7

LC7940A, 7941A

Pin Assignment



Pin Description

Pin Number		Pin Name	Input/Output	Function																					
LC7940A	LC7941A																								
91	91	VDD	Power supply	VDD to VSS Power supply for logic section VDD to VEE Power supply for LCD section VDD* : VDD or open																					
90	90	VDD*																							
86	95	VSS																							
87	94	VEE																							
92	89	V1	Power supply	Power supply for LCD drive level V1, VEE : Select level V3, V4 : Nonselect level																					
89	92	V3																							
88	93	V4																							
100	81	CP	Input	Display data shift clock (triggering on the trailing edge)																					
99	82	CDI	Input	Chip disable input "H" level : Data is not fetched. "L" level : Data is fetched.																					
98	83	LOAD	Input	Display data latch clock (triggering on the trailing edge) LCD drive signals of display data are output on the trailing edge.																					
97	84	SDI	Input	Serial data input																					
96	85	DI3	Input	4-bit parallel data input pin																					
95	86	DI2																							
94	87	DI1																							
				<table border="1"> <thead> <tr> <th>Data input</th> <th colspan="3">LCD drive output pin</th> </tr> </thead> <tbody> <tr> <td>SDI</td> <td>04</td> <td>08</td> <td rowspan="4">→</td> <td>080</td> </tr> <tr> <td>DI3</td> <td>03</td> <td>07</td> <td>079</td> </tr> <tr> <td>DI2</td> <td>02</td> <td>06</td> <td>078</td> </tr> <tr> <td>DI1</td> <td>01</td> <td>05</td> <td>077</td> </tr> </tbody> </table>	Data input	LCD drive output pin			SDI	04	08	→	080	DI3	03	07	079	DI2	02	06	078	DI1	01	05	077
Data input	LCD drive output pin																								
SDI	04	08	→	080																					
DI3	03	07		079																					
DI2	02	06		078																					
DI1	01	05		077																					
93	88	M	Input	Signal to cause LCD drive output to alternate																					


Continued on next page.

LC7940A, 7941A

Continued from preceding page.


Pin Number		Pin Name	Input/Output	Function												
LC7940A	LC7941A															
85	96	P/S	Input	Data input method selecting pin "H" level : 4-bit parallel input "L" Level : Serial input												
82	99	CDO	Output	Used when the LC7940A, 7941A are cascade-connected to increase the number of segments During fetching of data : "H" level Completion of fetching of 80-bit data : "L" level * Connect to the CDI pin of the LC7940A, 7941A at the next stage.												
1 2 ↓ 80	80 79 ↓ 1	01 02 ↓ 080	Output	LCD drive output The combination of display data and M signal provides the following output levels. <table border="1" style="margin-left: auto; margin-right: auto; border-collapse: collapse;"> <tr> <td></td> <td style="text-align: center;">M</td> <td style="text-align: center;">"H"</td> <td style="text-align: center;">"L"</td> </tr> <tr> <td style="text-align: center;">Data</td> <td style="text-align: center;">"H"</td> <td style="text-align: center;">V_{EE}</td> <td style="text-align: center;">$V1$</td> </tr> <tr> <td style="text-align: center;">"L"</td> <td style="text-align: center;">"L"</td> <td style="text-align: center;">$V4$</td> <td style="text-align: center;">$V3$</td> </tr> </table>		M	"H"	"L"	Data	"H"	V_{EE}	$V1$	"L"	"L"	$V4$	$V3$
	M	"H"	"L"													
Data	"H"	V_{EE}	$V1$													
"L"	"L"	$V4$	$V3$													

LCD Panel (1)



LC7940A, 7941A

LCD Panel (2)



Sample Application Circuit : Operation of LC7940A, 7941A, 7942A and notes

Operation of LC7940A, 7941A, 7942A


100×240-dot LCD panel

LC7940A (or LC7941A) 3pcs.

LC7942A 2pcs.

This configuration provides the following sample application of dynamic drive with 1/100 duty.


www.DataSheet4U.com



LC7940A, 7941A


- (1) Two LC7942As cascade-connected (connecting DIO64 of #1 to DIO1 of #2) are used as 100-dot shift register. O37 to O64 of #2 are not used.
- (2) Three LC7940As (or LC7941As) are cascade-connected (connecting CDO of #1 to CDI of #2, and CDO of #2 to #3). CDI of #1 is connected to GND. CDO of #3 is not used. This connection makes 240-bit serial input of data possible.

Timing chart of 100×240-dot LCD panel




LC7940A, 7941A

Notes to be observed when the number of lateral dots (segment data) is not an integral multiple of 4
Example



If data is sent in this timing, data of (m,229) (m,230) (m+1,229) (m+1,230) ···· does not appear on the outputs (O69, O70 of #3). This is because the LC7940A (LC7941A also) performs serial-parallel conversion in units of 4 bits to reduce power dissipation. Therefore, if the number of lateral dots is not an integral multiple of 4, the following processing must be performed.



This processing causes data of (m,231) to be output at O71 of #3 and data of (m,232) at O72 of #3. However, since no connection is made to the panel, data is invalid.

Absolute Maximum Ratings at $T_a = 25 \pm 2^\circ\text{C}$, $V_{SS} = 0\text{V}$	unit
Maximum Supply Voltage (LOGIC) $V_{DD\text{max}}$	-0.3 to +7.0 V
Maximum Supply Voltage (LCD) $V_{DD} - V_{EE\text{max}}$	0 to 22 V
Maximum Input Voltage $V_I\text{max}$	-0.3 to $V_{DD} + 0.3$ V
Operating Temperature T_{opg}	-20 to +85 $^\circ\text{C}$
Storage Temperature T_{stg}	-40 to +125 $^\circ\text{C}$

Note: With $V_{DD} \geq V_1 > V_3 > V_4 > V_{EE}$ held

When mounting the QIP package on the board, do not dip it in solder.

Allowable Operating Conditions at $T_a = -20$ to $+85^\circ\text{C}$, $V_{SS} = 0\text{V}$	min	typ	max	unit
Supply Voltage (LOGIC) V_{DD}	4.5		5.5	V
Supply Voltage (LCD) $V_{DD} - V_{EE}$	V_{DD}		20	V
Input 'H'-Level Voltage V_{IH}	$0.8V_{DD}$			V
Input 'L'-Level Voltage V_{IL}			$0.2V_{DD}$	V

Electrical Characteristics at $T_a = 25 \pm 2^\circ\text{C}$, $V_{SS} = 0\text{V}$, $V_{DD} = 5\text{V} \pm 0\%$	min	typ	max	unit
Input 'H'-Level Current I_{IH}			1	μA
	$V_{IN} = V_{DD}$: LOAD, CP, CDI, P/S, DI1, DI2, DI3, SDI, M			
Input 'L'-Level Current I_{IL}	-1			μA
	$V_{IN} = V_{SS}$: LOAD, CP, CDI, P/S, DI1, DI2, DI3, SDI, M			
Output 'H'-Level Voltage V_{OH}		$V_{DD} - 0.4$		V
	$I_{OH} = -400\mu\text{A}$ (CDO)			
Output 'L'-Level Voltage V_{OL}			0.4	V
	$I_{OL} = 400\mu\text{A}$ (CDO)			
Driver ON-State Resistance R_{ON}		2	4	k Ω
	$V_{DD} - V_{EE} = 18\text{V}$, $ V_{DE} - V_O = 0.25\text{V}$ (Note 1) (O1 to 80)			

Continued on next page.

LC7940A, 7941A

Continued from preceding page.

			min	typ	max	unit
Standby Current	I_{ST}	$C_{DI} = V_{DD}, V_{DD} - V_{EE} = 18V,$ $CP = 3.3MHz, no-load output$			200	μA
Operating Current	I_{SS}	$V_{DD} - V_{EE} = 18V, CP = 3.3MHz,$ (Note 2) $LOAD = 5.156kHz, M = 52Hz$			1.0	mA
	I_{EE}	(Note 3)			0.1	mA
Input Capacitance	C_I	$f = 3.3MHz$		5		pF
CP (Shift Clock)	f_{CP}			3.3		MHz
CP Pulse Width	t_{WC}		100			ns
LOAD Pulse Width	t_{WL}		100			ns
Setup Time	t_{SETUP}		80			ns
Hold Time	t_{HOLD}		80			ns
CP→LOAD	$t_{CL(1)}$		0			ns
	$t_{CL(2)}$		100			ns
LOAD→CP Rise/Fall Time	t_{LC}		100			ns
	t_R				50	ns
	t_F				50	ns
	t_{RL}				50	ns
	t_{FL}				50	ns

(Note 1) : $V_{DE} = V_{DD}$ to $V_{EE}, V1 = V_{DD}, V3 = 9/11 (V_{DD} - V_{EE}), V4 = 2/11 (V_{DD} - V_{EE})$


(Note 2) : I_{SS} flows from V_{DD} to V_{SS} .

(Note 3) : I_{EE} flows from V_{DD} to V_{EE} .

Switching Characteristics

			min	typ	max	unit
Output Delay Time	t_D	Load = 30pF			200	ns

Switching Characteristic



www.DataSheet4U.com

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.