

# SANYO Semiconductors DATA SHEET

# LC863864B, LC863856B LC863848B, LC863840B LC863832B, LC863828B LC863824B, LC863820B LC863816B

CMOS IC 64K/56K/48K/40K/32K/28K/24K/20K/16K-byte ROM, CGROM16K-byte on-chip 768-byte RAM and 352×9-bit OSD RAM

## 8-bit 1-chip Microcontroller

#### Overview

The LC863864B/56B/48B/40B/32B/28B/24B/20B/16B are 8-bit single chip microcontrollers with the following on-chip functional blocks :

- CPU : Operable at a minimum bus cycle time of 0.424µs
- On-chip ROM capacity
  - Program ROM : 64K/56K/48K/40K/32K/28K/24K/20K/16K-bytes CGROM : 16K-bytes
- On-chip RAM capacity : 768-bytes
- OSD RAM :  $352 \times 9$ -bits
- Closed-Caption TV controller and the on-screen display controller
- Closed-Caption data slicer
- Four channels × 8-bit AD Converter
- Three channels × 7-bit PWM
- Two 16-bit timer/counter, 14-bit base timer
- 8-bit synchronous serial interface circuit
- IIC-bus compliant serial interface circuit (Multi-master type)

Continued on next page.

Note : This product includes the IIC bus interface circuit. If you intend to use the IIC bus interface, please notify us of this in advance of our receiving your program ROM code order.

Purchase of SANYO IIC components conveys a license under the Philips IIC Patents Rights to use these components in an IIC system, provided that the system conforms to the IIC Standard Specification as defined by Philips.

#### Trademarks

IIC is a trademark of Philips Corporation.

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before usingany SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

#### SANYO Semiconductor Co., Ltd. TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Continued from preceding page.

- ROM correction function
- 16-source 10-vectored interrupt system

• Integrated system clock generator and display clock generator Only one X'tal oscillator (32.768kHz) for PLL reference is used for both generators TV control and the closed caption function

All of the above functions are fabricated on a single chip.

#### Features

■Read-only memory (ROM)	: 65536 × 8-bits / 57344 × 8-bits / 49152 × 8-bits / 40960 × 8-bits / 32768 × 8-bits / 28672 × 8-bits / 24576 × 8-bits / 20480 × 8-bits / 16384 × 8-bits for program 16128 × 8-bits for CGROM
Random access memory (RAM)	: $768 \times 8$ -bits (including 128 bytes for ROM correction function) $352 \times 9$ -bits (for CRT display)

#### ■OSD functions

- Screen display : 36 characters × 16 lines (by software)
- RAM : 352 words (9-bits per word) Display area : 36 words × 8 lines
  - Control area : 8 words  $\times$  8 lines
- Characters

Up to 252 kinds of  $16 \times 32$  dot character fonts (4 characters including 1 test character are not programmable) Each font can be divided into two parts and used as two fonts : a  $16 \times 17$  dot and  $8 \times 9$  dot character font At least 111 characters need to be divide to display the caption fonts.

• Various character attributes

Character colors	: 16 colors	
Character background colors	s: 16 colors	
Fringe/shadow colors	: 16 colors	
Full screen colors	: 16 colors	
Rounding		
Underline		
Italic character (slanting)		

- Attribute can be changed without spacing
- Vertical display start line number can be set for each row independently (Rows can be overlapped)
- Horizontal display start position can be set for each row independently
- Horizontal pitch (9 to 16 dots) \*1 and vertical pitch (1 to 32 dots) can be set for each row independently
- Different display modes can be set for each row independently
  - Caption Text mode/OSD mode 1/OSD mode 2 (Quarter size) /Simplified graphic mode
- Ten character sizes <sup>\*1</sup> Herea  $\times$  Vert = (1  $\times$  1) (1  $\times$  2) (1

Horez. × Vert. =  $(1 \times 1), (1 \times 2), (2 \times 2), (2 \times 4), (0.5 \times 0.5)$ (1.5 × 1), (1.5 × 2), (3 × 2), (3 × 4), (0.75 × 0.5)

- Shuttering and scrolling on each row
- Simplified graphic display
- \*1 Note : Range depends on display mode : refer to the manual for details.

#### ■Data Slicer (closed caption format)

- Closed caption data and XDS data extraction
- NTSC/PAL, and extracted line can be specified

Bus cycle time	Instruction cycle time	Clock divider	System clock oscillation	Oscillation frequency	Voltage
0.424µs	0.848µs	1/2	Internal VCO (Ref : X'tal 32.768kHz)	14.156MHz	4.5V to 5.5V
7.5µs	15.0µs	1/2	Internal RC	800kHz	4.5V to 5.5V
91.55µs	183.1µs	1/1	Crystal	32.768kHz	4.5V to 5.5V
183.1µs	366.2µs	1/2	Crystal	32.768kHz	4.5V to 5.5V

#### Bus Cycle Time/Instruction-Cycle Time

#### ■Ports

• Input/Output Ports

: 5 ports (28 terminals)

Data direction programmable in nibble units

bble units : 1 port (8 terminals) elected by option, the corresponding port data can be read

(If the N-ch open drain output is selected by option, the corresponding port data can be read in output mode.) Data direction programmable for each bit individually : 4 ports (20 terminals)

#### ■AD converter

• 4-channels × 8-bit AD converters

- ■Serial interfaces
  - IIC-bus compliant serial interface (Multi-master type) Consists of a single built-in circuit with two I/O channels. The two data lines and two clock lines can be connected internally.
  - Synchronous 8-bit serial interface

#### ■PWM output

• 3-channels × 7-bit PWM

#### ■Timer

- Timer 0 : 16-bit timer/counter
  - With 2-bit prescaler + 8-bit programmable prescaler
    - Mode 0 : Two 8-bit timers with a programmable prescaler
    - Mode 1:8-bit timer with a programmable prescaler + 8-bit counter
    - Mode 2 : 16-bit timer with a programmable prescaler
    - Mode 3 : 16-bit counter
    - The resolution of timer is 1 tCYC.
- Timer 1 : 16-bit timer/ PWM
  - Mode 0 : Two 8-bit timers
  - Mode 1 : 8-bit timer + 8-bit PWM
  - Mode 2 : 16-bit timer
  - Mode 3 : Variable-bit PWM (9 to 16 bits)
    - In mode0/1, the resolution of Timer1/PWM is 1 tCYC
    - In mode2/3, the resolution is selectable by program; tCYC or 1/2 tCYC
- Base timer

Generate every 500ms overflow for a clock application

(using 32.768kHz crystal oscillation for the base timer clock)

- Generate every 976  $\mu s, 3.9 ms, 15.6 ms, 62.5 ms$  overflow
- (using 32.768kHz crystal oscillation for the base timer clock)

Clock for the base timer is selectable from 32.768kHz crystal oscillation, system clock or programmable prescaler output of Timer 0

- Remote control receiver circuit (connected to the P73/INT3/T0IN terminal)
  - Noise rejection function
  - Polarity switching

Watchdog timer External RC circuit is required Interrupt or system reset is activated when the timer overflows

■ROM correction function Max 128-bytes/2 addresses

#### ■Interrupts

- 16 sources 10 vectored interrupts
  - 1. External Interrupt INT0
  - 2. External Interrupt INT1
  - 3. External Interrupt INT2, Timer/counter T0L (Lower 8-bits)
  - 4. External Interrupt INT3, base timer
  - 5. Timer/counter T0H (Upper 8-bits)
  - 6. Timer T1H, Timer T1L
  - 7. SIO0
  - 8. Data slicer
  - 9. Vertical synchronous signal interrupt ( $\overline{VS}$ ), horizontal line ( $\overline{HS}$ ), AD
  - 10. IIC, Port 0
- Interrupt priority control

Three interrupt priorities are supported (low, high and highest) and multi-level nesting is possible. Low or high priority can be assigned to the interrupts from 3 to 10 listed above. For the external interrupt INT0 and INT1, low or highest priority can be set.

■Sub-routine stack level

• A maximum of 128 levels (stack is built in the internal RAM)

■Multiplication/division instruction

- 16-bits × 8-bits (7 instruction cycle times)
- 16-bits ÷ 8-bits (7 instruction cycle times)
- ■3 oscillation circuits
  - Built-in RC oscillation circuit used for the system clock
  - Built-in VCO circuit used for the system clock and OSD
  - X'tal oscillation circuit used for base timer, system clock and PLL reference
- ■Standby function
  - HALT mode

The HALT mode is used to reduce the power dissipation. In this operation mode, the program execution is stopped. This mode can be released by the interrupt request or the system reset.

• HOLD mode

The HOLD mode is used to stop the oscillations ; RC (internal), VCO, and X'tal oscillations.

This mode can be released by the following conditions.


- 1. Pull the reset terminal  $(\overline{\text{RES}})$  to low level.
- 2. Feed the selected level to either P70/INT0 or P71/INT1.
- 3. Input the interrupt condition to Port 0.
- ■Package
- DIP42S (Lead-free type)
- QIP48E (Lead-free type)
- ■Development tools
  - Flash EEPROM : LC86F3864A
  - Evaluation chip : LC863096
  - Emulator

: EVA86000 (main) + ECB863200A (evaluation chip board)

+ POD863200 (pod: DIP42S) or POD863201 (QIP48E) [Shared with LC8632 Series]


#### Package Dimensions

unit : mm 3025C





## **Package Dimensions**

unit : mm 3156A




#### **Pin Assignment**





## System Block Diagram



## **Pin Description**

Terminal	I/O	Function Description	Option
V <sub>SS</sub>	-	Negative power supply	
XT1	I	Input terminal for crystal oscillator	
XT2	0	Output terminal for crystal oscillator	
V <sub>DD</sub>	-	Positive power supply	
RES	I	Reset terminal	
FILT	0	Filter terminal for PLL	
CVIN	I	Video signal input terminal	
VS	I	Vertical synchronization signal input terminal	
ĦS	I	Horizontal synchronization signal input terminal	
R	0	Red (R) output terminal of RGB image output	
G	0	Green (G) output terminal of RGB image output	
В	0	Blue (B) output terminal of RGB image output	
I	0	Intensity (I) output terminal of RGB image output	
BL	0	Fast blanking control signal	
		Switch TV image signal and caption/OSD image signal	
Port 0	I/O	8-bit input/output port,	Pull-up resistor
P00 to P07		Input/output can be specified in nibble unit <ul> <li>Other functions</li> </ul>	provided/not provided
		HOLD release input	Output Format CMOS/Nch-OD
		Interrupt input	CMO3/Nei-OD
Port 1	I/O	8-bit input/output port	Output Format
P10 to P17		Input/output can be specified in a bit	CMOS/Nch-OD
11010117		Other functions	
		P10 SIO0 data output	
		P11 SIO0 data input/bus input/output	
		P12 SIO0 clock input/output	
		P13 PWM1 output	
		P14 PWM2 output	
		P15 PWM3 output	
		P17 Timer1 (PWM) output	
Port 6	I/O	4-bit input/output port	
P60 to P63		Input/output can be specified for each bit	
P60 10 P63		Other functions	
		P60 IIC0 data I/O	
		P62 IIC1 data I/O	
		P63 IIC1 clock output	

Continued on next page.

Continued from p	receding pag	e.							
Terminal	I/O			Fun	ction Descri	ption			Option
Port 7	I/O	• 4-bit inpu	ut/output por	t					
P70		Input or	output can b	e specified f	or each bit				
P71 to P73		Other function							
		P7	P70 INT0 input/HOLD release input/						
			Nch-	Tr. output fo	r watchdog t	imer			
	P71 INT1 input/HOLD release input								
P72 INT2 input/Timer 0 event input									
	P73 INT3 input (noise rejection filter connected)/ Timer 0 event input								
		Interrupt r	eceiver form	at, vector ac	ldresses	1	1	1	
			rising	falling	rising/ falling	H level	L level	vector	
		INT0	enable	enable	disable	enable	enable	03H	
		INT1	enable	enable	disable	enable	enable	0BH	
		INT2	enable	enable	enable	disable	disable	13H	
		INT3	enable	enable	enable	disable	disable	1BH	
Port 8	I/O	<ul> <li>4-bit input</li> </ul>	ut/output por	t					
P84 to P87		Input or	output can b	e specified f	or each bit				
		Other fur	nction						
		AD conv	erter input p	ort (4 lines)					
NC	-	Unused te	erminal						
		Leave ope	en						

• Output form and existence of pull-up resistor for all ports can be specified for each bit.

• Programmable pull-up resistor is always connected regardless of port option, CMOS or N-ch open drain output in port 1.

• Port status in reset

Terminal	I/O	Pull-up resistor status at selecting pull-up option
Port 0	I	Pull-up resistor OFF, ON after reset release
Port 1	I	Programmable pull-up resistor OFF

Der	ameter	Symbol	Pins	Conditions			Li	mits		
Para	ameter	Symbol	Pins	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Maximun voltage	n supply	V <sub>DD</sub> max	V <sub>DD</sub>			-0.3		+6.5	5	
Input volt	tage	V <sub>I</sub> (1)	$\overline{\text{RES}}, \overline{\text{HS}}, \overline{\text{VS}}, \text{CVIN}$			-0.3		V <sub>DD</sub> +0.3	v	
Output ve	oltage	V <sub>O</sub> (1)	R, G, B, I, BL, FILT			-0.3		V <sub>DD</sub> +0.3		
Input/out	put voltage	VIO	Ports 0, 1, 6, 7, 8			-0.3		V <sub>DD</sub> +0.3		
High level output current	Peak output	IOPH(1)	Ports 0, 1, 7, 8	CMOS output     For each pin.		-4				
	current	IOPH(2)	R, G, B, I, BL	CMOS output     For each pin.		-5				
	Total	ΣIOAH(1)	Ports 0, 1	The total of all pins.		-20				
	output current	ΣIOAH(2)	Ports 7, 8	The total of all pins.		-10				
		ΣIOAH(3)	R, G, B, I, BL	The total of all pins.		-15			mA	
Low	Peak	IOPL(1)	Ports 0, 1, 6, 8	For each pin.				20		
level	output	IOPL(2)	Port 7	For each pin.				15		
output	current	IOPL(3)	R, G, B, I, BL	For each pin.				5		
current	Total	$\Sigma IOAL(1)$	Ports 0, 1	The total of all pins.				40		
	output	ΣIOAL(2)	Ports 6, 7, 8	The total of all pins.				40		
	current	ΣIOAL(3)	R, G, B, I, BL	The total of all pins.				15		
Maximun	n power	Pd max	DIP42S	Ta = -10 to +70°C				715		
dissipatio	on		QIP48E					385	mΝ	
Operating temperat	g ture range	Topr				-10		+70	- °C	
Storage temperature range		Tstg				-55		+125	-0	

## Absolute Maximum Ratings / $Ta = 25^{\circ}C$ , $V_{SS} = 0V$

# **Recommended Operating Range** / $Ta = -10^{\circ}C$ to $+70^{\circ}C$ , $V_{SS} = 0V$

				00		Lim	its	
Parameter	Symbol	Pins	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Operating supply	V <sub>DD</sub> (1)	V <sub>DD</sub>	$0.844 \mu s \leq tCYC \leq 0.852 \mu s$		4.5		5.5	
voltage range	V <sub>DD</sub> (2)		$4\mu s \leq tCYC \leq 400\mu s$		4.5		5.5	
Hold voltage	VHD	V <sub>DD</sub>	RAMs and the registers data are kept in HOLD mode.		2.0		5.5	
High level input	V <sub>IH</sub> (1)	Port 0 (Schumitt)	Output disable	4.5 to 5.5	0.6V <sub>DD</sub>		V <sub>DD</sub>	
voltage	V <sub>IH</sub> (2)	Ports 1, 6 (Schumitt)     Port 7 (Schumitt)     port input/interrupt     HS, VS, RES     (Schumitt)	Output disable	4.5 to 5.5	0.75V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH</sub> (3)	Port 70 Watchdog timer input	Output disable	4.5 to 5.5	V <sub>DD</sub> -0.5		V <sub>DD</sub>	
	V <sub>IH</sub> (4)	Port 8 Watchdog timer input	Output disable	4.5 to 5.5	0.7V <sub>DD</sub>		V <sub>DD</sub>	

Continued on next page.

Developmenter	Oursels al	Disa	Conditions			Lim	its	
Parameter	Symbol	Pins	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Low level input	V <sub>IL</sub> (1)	Port 0 (Schumitt)	Output disable	4.5 to 5.5	VSS		0.2V <sub>DD</sub>	
voltage	V <sub>IL</sub> (2)	Ports 1, 6 (Schumitt)     Port 7 (Schumitt)     port input/interrupt     HS, VS, RES     (Schumitt)	Output disable	4.5 to 5.5	V <sub>SS</sub>		0.25V <sub>DD</sub>	V
	V <sub>IL</sub> (3)	Port 70 Watchdog timer input	Output disable	4.5 to 5.5	V <sub>SS</sub>		0.6V <sub>DD</sub>	
	V <sub>IL</sub> (4)	Port 8 Watchdog timer input	Output disable	4.5 to 5.5	V <sub>SS</sub>		0.3V <sub>DD</sub>	
CVIN	VCVIN	CVIN		5.0	1Vp-p -3dB	1Vp-p	1Vp-p +3dB	Vp-p*
Operation	tCYC(1)		All functions operating	4.5 to 5.5	0.844	0.848	0.852	
cycle time	tCYC(2)		<ul> <li>AD converter operating</li> <li>OSD and Data slicer are not operating</li> </ul>	4.5 to 5.5	0.844		30	μs
	tCYC(3)		OSD, AD converter and Data slicer are not operating	4.5 to 5.5	0.844		400	
Oscillation frequency range	FmRC		Internal RC oscillation	4.5 to 5.5	0.4	0.8	3.0	MHz

\* Vp-p : Peak-to-peak voltage

## **Electrical Characteristics** / $Ta = -10^{\circ}C$ to $+70^{\circ}C$ , $V_{SS} = 0V$

Parameter	Cumhal	Pins	Conditions	_		Lim	ts	
Parameter	Symbol	PINS	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
High level input current	I <sub>IH</sub> (1)	Ports 0, 1, 6, 7, 8	<ul> <li>Output disable</li> <li>Pull-up MOS Tr. OFF</li> <li>V<sub>IN</sub> = V<sub>DD</sub> (Including the off-leak current of the output Tr.)</li> </ul>	4.5 to 5.5			1	
	I <sub>IH</sub> (2)	• RES • HS, VS	• V <sub>IN</sub> = V <sub>DD</sub>	4.5 to 5.5			1	
Low level input current	I <sub>IL</sub> (1)	Ports 0, 1, 6, 7, 8	<ul> <li>Output disable</li> <li>Pull-up MOS Tr. OFF</li> <li>V<sub>IN</sub> = V<sub>SS</sub> (Including the off- leak current of the output Tr.)</li> </ul>	4.5 to 5.5	-1			μΑ
	I <sub>IL</sub> (2)	• RES • HS, VS	V <sub>IN</sub> = V <sub>SS</sub>	4.5 to 5.5	-1			
High level output voltage	V <sub>OH</sub> (1)	• CMOS output of ports 0, 1, 71 to 73, 8	I <sub>OH</sub> = -1.0mA	4.5 to 5.5	V <sub>DD</sub> -1			
	V <sub>OH</sub> (2)	R, G, B, I, BL	I <sub>OH</sub> = -0.1mA	4.5 to 5.5	V <sub>DD</sub> -0.5			
Low level	V <sub>OL</sub> (1)	Ports 0, 1, 71 to 73, 8	I <sub>OL</sub> = 10mA	4.5 to 5.5			1.5	
output voltage	V <sub>OL</sub> (2)	Ports 0, 1, 71 to 73, 8	I <sub>OL</sub> = 1.6mA	4.5 to 5.5			0.4	V
	V <sub>OL</sub> (3)	• R, G, B, I, BL • Port 6	I <sub>OL</sub> = 3.0mA	4.5 to 5.5			0.4	
	V <sub>OL</sub> (4)	Port 6	I <sub>OL</sub> = 6.0mA	4.5 to 5.5			0.6	
	V <sub>OL</sub> (5)	Port 70	I <sub>OL</sub> = 1mA	4.5 to 5.5			0.4	
Pull-up MOS Tr. resistance	Rpu	• Ports 0, 1, 7, 8	V <sub>OH</sub> = 0.9V <sub>DD</sub>	4.5 to 5.5	13	38	80	kΩ
Bus terminal short circuit resistance (SCL0 to SCL1, SDA0 to SDA1)	RBS	P60 to P62     P61 to P63		4.5 to 5.5		130	300	Ω

Continued on next page.

		Pins	0			its		
Parameter	Symbol		Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Hysteresis voltage	VHIS	• Ports 0, 1, 6, 7 • RES • HS, VS	Output disable	4.5 to 5.5		0.1V <sub>DD</sub>		V
Input clump voltage	VCLMP	CVIN		5.0	2.3	2.5	2.7	
Pin capacitance	СР	All pins	<ul> <li>f = 1MHz</li> <li>Every other terminals are connected to V<sub>SS</sub>.</li> <li>Ta = 25°C</li> </ul>	4.5 to 5.5		10		pF

## Serial Input/Output Characteristics at $Ta = -10^{\circ}C$ to $+70^{\circ}C$ , $V_{SS} = 0V$

	De	arameter	Symbol	Pins	Conditions			Ratings		unit
	Pa	rameter	Symbol	PINS	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
		Cycle	tCKCY(1)	•SCK0	Refer to figure 4.		2			
	nput clock	Low Level pulse width	tCKL(1)	•SCLK0		4.5 to 5.5	1			
Serial clock	Inp	High Level pulse width	tCKH(1)				1			tCYC
erial	×	Cycle	tCKCY(2)	•SCK0	<ul> <li>Use pull-up resistor (1kΩ) when Nch open-</li> </ul>		2			IC YC
S	Se Output clock	Low Level pulse width	tCKL(2)	•SCLK0		4.5 to 5.5		1/2tCKCY		
	Outp	High Level pulse width	tCKH(2)		drain output. <ul> <li>Refer to figure 4.</li> </ul>			1/2tCKCY		
Serial input	Data	set up time	tICK	SIO	<ul> <li>Data set-up to SCK0.</li> <li>Data hold from</li> </ul>		0.1			
Serial	Data	hold time	tCKI		SCK0. • Refer to figure 4.	4.5 to 5.5	0.1			
rt		ut delay time ng external clock)	tCKO(1)	SO0	Data hold from SCK0.	4.5 to 5.5			7/12tCYC +0.2	μs
Serial outpu	nd nd Outp	ut delay time Ig internal clock)	tCKO(2)	SO0	<ul> <li>Use pull-up resistor (1kΩ) when Nch open- drain output.</li> <li>Refer to figure 4.</li> </ul>	4.5 to 5.5			1/3tCYC +0.2	

## **IIC Input/Output Conditions** / $Ta = -10^{\circ}C$ to $+70^{\circ}C$ , $V_{SS} = 0V$

Determeter	Querrahad	Star	ndard	High		
Parameter	Symbol	min	max	min		unit
SCL frequency	fSCL	0	100	0	400	kHz
BUS free time between stop to start	tBUF	4.7	-	1.3	-	μs
HOLD time of start, restart condition	tHD ; STA	4.0	-	0.6	-	μs
L time of SCL	tLOW	4.7	-	1.3	-	μs
H time of SCL	tHIGH	4.0	-	0.6	-	μs
Set-up time of restart condition	tSU ; STA	4.7	-	0.6	-	μs
HOLD time of SDA	tHD ; DAT	0	-	0	0.9	μs
Set-up time of SDA	tSU ; DAT	250	-	100	-	ns
Rising time of SDA, SCL	tR	-	1000	20 + 0.1Cb	300	ns
Falling time of SDA, SCL	tF	-	300	20 + 0.1Cb	300	ns
Set-up time of stop condition	tSU ; STO	4.0	-	0.6	-	μs

Refer to figure 10

Note: Cb: Total capacitance of all BUS (unit: pF)

## **Pulse Input Conditions** / Ta = $-10^{\circ}$ C to $+70^{\circ}$ C, V<sub>SS</sub> = 0V

Parameter	Cumbol	Pins	Conditions		Limits				
Parameter	Symbol	PIIIS	Conditions	V <sub>DD</sub> [V]	V <sub>DD</sub> [V] min		max	unit	
High/low level pulse	tPIH(1)	•INT0, INT1	Interrupt acceptable	4.5 to 5.5	1				
width	tPIL(1)	•INT2/T0IN	Timer 0-countable	1.0 10 0.0					
	tPIH(2)	INT3/T0IN	<ul> <li>Interrupt acceptable</li> </ul>						
	tPIL(2)	(1 tCYC is selected for noise rejection clock.)	Timer 0-countable	4.5 to 5.5	2				
	tPIH(3)	INT3/T0IN	<ul> <li>Interrupt acceptable</li> </ul>					tCYC	
	tPIL(3)	(16 tCYC is selected for noise rejection clock.)	Timer 0-countable	4.5 to 5.5	32				
	tPIH(4)	INT3/T0IN	<ul> <li>Interrupt acceptable</li> </ul>						
	tPIL(4)	(64 tCYC is selected for	Timer 0-countable	4.5 to 5.5	128				
		noise rejection clock.)							
	tPIL(5)	RES	Reset acceptable	4.5 to 5.5	200				
	tPIH(6) tPIL(6)	HS, VS	Display position controllable					μs	
			• The active edge of $\overline{HS}$ and $\overline{VS}$ must be apart at least 1 tCYC.	4.5 to 5.5	3			μο	
			Refer to figure 6.						
Rising/falling time	tTHL tTLH	HS	Refer to figure 6.	4.5 to 5.5			500	ns	

#### AD Converter Characteristics / $Ta = -10^{\circ}C$ to $+70^{\circ}C$ , $V_{SS} = 0V$

Parameter	Symbol Pins	Conditions		Limits				
Falameter	Symbol	FIIIS	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Resolution	Ν					8		bit
Absolute precision	ET		(Note 3)				±1.5	LSB
Conversion time	tCAD		ADCR2=0 (Note 4)			16		101/0
			ADCR2=1 (Note 4)	4.5 to 5.5		32		tCYC
Analog input voltage range	VAIN	AN4 to AN7		1.0 10 0.0	VSS		V <sub>DD</sub>	V
Analog port	IAINH		$VAIN = V_{DD}$				1	
input current	IAINL		$VAIN = V_{SS}$		-1			μΑ

Note 3: Absolute precision does not include quantizing error (1/2LSB).

Note 4: Conversion time is the time till the complete digital conversion value for analog input value is set to a register after the instruction to start conversion is sent.

#### Current Dissipation Characteristics / $Ta = -10^{\circ}C$ to $+70^{\circ}C$ , $V_{SS} = 0V$

The sample current dissipation characteristics is the measurement result of SANYO provided evaluation board when the recommended circuit parameters shown in the sample oscillation circuit characteristics are used externally. The currents through the output transistors and the pull-up MOS transistors are ignored.

Parameter	Symbol	Pins	Conditions	Limits			S		
Falameter	Symbol	F II IS	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Current dissipation during basic operation (Note 5)	IDDOP(1)	V <sub>DD</sub>	<ul> <li>FmX'tal=32.768kHz</li> <li>X'tal oscillation</li> <li>System clock : VCO</li> <li>VCO for OSD operating</li> <li>Internal RC oscillation stops</li> </ul>	4.5 to 5.5		10	24	mA	
	IDDOP(2)		<ul> <li>FmX'tal=32.768kHz X'tal oscillation</li> <li>System clock : X'tal (Instruction cycle time: 366.2µs)</li> <li>VCO for system, VCO for OSD, Internal RC oscillation stop</li> <li>Data slicer, AD converters stop</li> </ul>	4.5 to 5.5		55	300	μА	
Current dissipation in HALT mode (Note 5)	IDDHALT(1)		HALT mode     FmX'tal=32.768kHz     X'tal oscillation     System clock : VCO     VCO for OSD stops     Internal RC oscillation stops	4.5 to 5.5		3	9	mA	
	IDDHALT(2)		HALT mode     FmX'tal=32.768kHz     X'tal oscillation     VCO for system stops     VCO for OSD stops     System clock : Internal RC	4.5 to 5.5		300	1000		
	IDDHALT(3)		<ul> <li>HALT mode</li> <li>FmX'tal=32.768kHz X'tal oscillation</li> <li>VCO for system stops</li> <li>VCO for OSD stops</li> <li>System clock : X'tal (Instruction cycle time: 366.2µs)</li> </ul>	4.5 to 5.5		45	200	μΑ	
Current dissipation in HOLD mode (Note 5)	IDDHOLD		HOLD mode     All oscillation stops.	4.5 to 5.5		0.05	20		

(Note 5) The currents through the output transistors and the pull-up MOS transistors are ignored.

#### **Recommended Oscillation Circuit and Sample Characteristics**

The sample oscillation circuit characteristics in the table below is based on the following conditions :

- Recommended circuit parameters are verified by an oscillator manufacturer using a SANYO provided oscillation evaluation board.
- Sample characteristics are the result of the evaluation with the recommended circuit parameters connected externally.

Frequency	Manufacturer	Oscillator	Recommended circuit parameters Operating supply		Oscillation stabilizing time		Notes			
			C1	C2	Rf	Rd	voltage range	typ	max	
32.768kHz	Seiko Epson	C-002RX	18pF	18pF	OPEN	390kΩ	4.5 to 5.5V	1.0s	1.5s	

Recommended oscillation circuit and sample characteristics (Ta = -10 to  $+70^{\circ}C$ )

Notes : The oscillation stabilizing time period is the time until the VCO oscillation for the internal system becomes stable after the following conditions. (Refer to Figure 2.)

1. The V<sub>DD</sub> becomes higher than the minimum operating voltage after the power is supplied.

2. The HOLD mode is released.

The sample oscillation circuit characteristics may differ applications.

For further assistance, please contact with oscillator manufacturer with the following notes in your mind.

- Since the oscillation frequency precision is affected by wiring capacity of the application board, etc., adjust the oscillation frequency on the production board.
- The above oscillation frequency and the operating supply voltage range are based on the operating temperature of  $-10^{\circ}$ C to  $+70^{\circ}$ C. For the use with the temperature outside of the range herein, or in the applications requiring high reliability such as car products, please consult with oscillator manufacturer.
- When using the oscillator which is not shown in the sample oscillation circuit characteristics, please consult with SANYO sales personnel.

Since the oscillation circuit characteristics are affected by the noise or wiring capacity because the circuit is designed with low gain in order to reduce the power dissipation, refer to the following notices.

- The distance between the clock I/O terminal (XT1 terminal XT2 terminal) and external parts should be as short as possible.
- The capacitors' VSS should be allocated close to the microcontroller's GND terminal and be away from other GND.
- The signal lines with rapid state changes or with large current should be allocated away from the oscillation circuit.






Figure 1 Recommended oscillation circuit




#### <Reset time and oscillation stabilizing time>



<HOLD release signal and oscillation stabilizing time>

Figure 2 Oscillation stabilizing time



(Note) Determine the CRES, RRES value to generate more than 200µs reset time.

Figure 3 Reset circuit

 $0.5V_{DD}$ 

<AC timing measurement point>




Figure 4 Serial input / output test condition




Figure 5 Pulse input timing condition - 1




Figure 6 Pulse input timing condition - 2





Figure 7 Recommended Interface circuit



Output impedance of C-Video before Noise filter should be less then  $100\Omega$ . Figure 8 CVIN recommended circuit






Figure 9 FILT recommended circuit Note : Place FILT parts on board as close to the microcontroller as possible.





- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of May, 2006. Specifications and information herein are subject to change without notice.