

# SANYO Semiconductors DATA SHEET



CMOS IC 64K-byte Flash Memory (ROM 48K-byte+CGROM 16K-byte) on-chip 640-byte RAM and 352x9 bit Display RAM

# 8-bit 1-chip Microcontroller

## Overview

The LC86F3448B is a CMOS 8-bit single chip microcontroller with Flash Memory for the LC863400series.

- This microcontroller contains the following on-chip functional blocks:
- $\bullet$  CPU : Operable at a minimum bus cycle time of  $0.424 \mu s$
- On-chip ROM capacity: 64K bytes Flash Memory

Program ROM:	48K bytes
CGROM:	16K bytes

- On-chip RAM capacity: 640 bytes
- OSD RAM: 352×9 bits
- Closed-Caption TV controller and the on-screen display controller
- Closed-Caption data slicer
- Four channels×6-bit AD Converter
- Three channels×7-bit PWM
- Two 16-bit timer/counter, 14-bit base timer
- IIC-bus compliant serial interface circuit (Multi-master type)
- ROM correction function
- 11-source 8-vectored interrupt system

Continued on next page.

Note : This product includes the IIC bus interface circuit. If you intend to use the IIC bus interface, please notify us of this in advance of our receiving your program ROM code order. Purchase of SANYO IIC components conveys a license under the Philips IIC Patents Rights to use these components in

an IIC system, provided that the system conforms to the IIC Standard Specification as defined by Philips.

Trademarks IIC is a trademark of Philips Corporation.

\* This product is licensed from Silicon Storage Technology, Inc. (USA), and manufactured and sold by SANYO Semiconductor Co., Ltd.

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

Continued from preceding page.

- Integrated system clock generator and display clock generator
  - Only one X'tal oscillator (32.768kHz) for PLL reference is used for both generators

All of the above functions are fabricated on a single chip.

The program is rewritable by using the on-board writing system after the LSI has been installed on the application board.

The LC86F3448B change to LC863500 series by writing program data of LC863500 series into the Flash Memory

## Features

■Built-in Flash Memory

64K bytes

•	
• Program ROM	48K bytes
Character ROM	16K bytes
<ul> <li>Rewritable in page units</li> </ul>	128 bytes / page
• Page erase / program cycle	100 cycle per page (Ta=25±2°C)

# ■Random Access Memory (RAM)

 $640 \times 8$  bits (including 128 bytes for ROM correction function)  $352 \times 9$  bits (for CRT display)

The LC86F3448B consists of 48K bytes of Program ROM space and 640 bytes of RAM space. For this microcontroller, the usable program ROM capacity and RAM capacity are the same size for the mask ROM version.

Mask ROM versions compatible with the LC86F3448B	Program ROM limit set for the LC86F3448B	RAM limit set for the LC86F3448B (including 128 bytes for the ROM correction function)
LC863448 / LC863548	49152 bytes	640 bytes
LC863440 / LC863540	40960 bytes	640 bytes
LC863432 / LC863532	32768 bytes	512 bytes
LC863428 / LC863528	28672 bytes	512 bytes
LC863424 / LC863524	24576 bytes	512 bytes
LC863420 / LC863520	20480 bytes	512 bytes
LC863416/ LC863516	16384 bytes	512 bytes

When using on-board rewriting system is selected by the option, the rewriting program (loader program) is allocated in the last 2K-byte of the memory ,following to 46K-byte (B800h)

#### ■OSD Functions

• RAM

• Screen display : 36 characters×16 lines (by software)

: LC863400 series : 352 words (9 bits per word) Display area : 36 words×8 lines Control area : 8 words×8 lines LC863500 series : 176 words (9 bits per word) Display area : 36 words×4 lines Control area : 8 words×4 lines

• Characters

Up to 252 kinds of  $16\times32$  dot character fonts (4 characters including 1 test character are not programmable) Each font can be divided into two parts and used as two fonts (Ex.  $16\times16$  dot character font×2) At least 111 characters need to be divide between a  $16\times18$  dot and  $8\times9$  dot character font to display the caption fonts.

• Various character attributes

Character colors	: 16colors (analog mode: lVp-p output ) / 8colors (digital mode)
Character background colors	: 16colors (analog mode: lVp-p output ) / 8colors (digital mode)
Fringe / shadow colors	: 16colors (analog mode: lVp-p output ) / 8colors (digital mode)
Full screen colors	: 16colors (analog mode: lVp-p output ) / 8colors (digital mode)
Rounding	
Underline	
Italic character (slanting)	
• Attribute can be changed without	it spacing

- Vertical display start line number can be set for each row independently (Rows can be overlapped)
- Horizontal display start position can be set for each row independently
- Horizontal pitch (9 to 16 dots)\*1 and vertical pitch (1 to 32 dots) can be set for each row independently
- Different display modes can be set for each row independently

Caption • Text mode / OSD mode 1 / OSD mode 2 (Quarter size) / Simplified graphic mode

- Ten character sizes \*1
  - Horez. × Vert. =  $(1\times1)$ ,  $(1\times2)$ ,  $(2\times2)$ ,  $(2\times4)$ ,  $(0.5\times0.5)$  $(1.5\times1)$ ,  $(1.5\times2)$ ,  $(3\times2)$ ,  $(3\times4)$ ,  $(0.75\times0.5)$
- Shuttering and scrolling on each row

■Bus Cycle Time / Instruction-Cycle Time

• Simplified Graphic Display

Note \*1: range depends on display mode : refer to the manual for details.

#### ■Data Slicer (closed caption format)

- Closed caption data and XDS data extraction
- NTSC/PAL, and extracted line can be specified

Bus Cycle Time	Instruction Cycle Time	Clock Divider	System Clock Oscillation	Oscillation Frequency	Voltage
0.424µs	0.848µs	1/2	Internal VCO	14.156MHz	4.5V to 5.5V
7.5µs	15.0µs	1/2	Internal RC	800kHz	4.5V to 5.5V
91.55µs	183.1µs	1/1	Crystal	32.768kHz	4.5V to 5.5V
183.1µs	366.2µs	1/2	Crystal	32.768kHz	4.5V to 5.5V

# ■Ports

• Input / Output Ports

: LC863400 series : 4 ports (23 terminals)

: LC863500 series : 4 ports (24 terminals)

Data direction programmable in nibble units

(If the N-ch open drain output is selected by option, the corresponding port data can be read in output mode.)

Data direction programmable for each bit individually: LC863400 series : 4 ports (15 terminals)

: 1 port (8 terminals)

: LC863500 series : 4 ports (16 terminals)

■AD Converter

• 4 channels×6-bit AD converters

### ■Serial Interfaces

• IIC-bus compliant serial interface (Multi-master type)

Consists of a single built-in circuit with two I/O channels. The two data lines and two clock lines can be connected internally.

### ■PWM Output

• 3 channels×7-bit PWM

### ■Timer

• Timer 0 : 16-bit timer/counter

With 2-bit prescaler + 8-bit programmable prescaler

Mode  $0: Two \ 8\text{-bit}$  timers with a programmable prescaler

- Mode 1:8-bit timer with a programmable prescaler + 8-bit counter
- Mode 2 : 16-bit timer with a programmable prescaler
- Mode 3 : 16-bit counter
- The resolution of timer is 1 tCYC.
- Timer 1 : 16-bit timer/PWM (LC863500 series only)

Mode 0 : Two 8-bit timers

Mode 1 : 8-bit timer + 8-bit PWM

Mode 2 : 16-bit timer

Mode 3 : Variable bit PWM (9 to 16 bits)

In mode 0/1, the resolution of Timer1/PWM is 1 tCYC

In mode 2/3, the resolution is selectable by program; tCYC or 1/2 tCYC

### • Base Timer

Generate every 500ms overflow for a clock application (using 32.768kHz crystal oscillation for the base timer clock) Generate every 976µs, 3.9ms, 15.6ms, 62.5ms overflow (using 32.768kHz crystal oscillation for the base timer clock) Clock for the base timer is selectable from 32.768kHz crystal oscillation, system clock or programmable prescaler output of Timer 0

- Remote Control Receiver Circuit (connected to the P73/INT3/T0IN terminal)
  - Noise rejection function
  - Polarity switching
- Watchdog Timer

External RC circuit is required Interrupt or system reset is activated when the timer overflows

### ■ROM Correction Function

Max 128 bytes / 2 addresses

### ■Interrupts

- LC863400 series : 12 source 8 vectored interrupts
  - LC863500 series : 13 source 8 vectored interrupts
  - 1. External Interrupt INT0
  - 2. External Interrupt INT1
  - 3. External Interrupt INT2, Timer/counter T0L (Lower 8 bits)
  - 4. External Interrupt INT3, base timer
  - 5. Timer/counter T0H (Upper 8 bits)
  - 6. Data slicer(LC863400 series only)
    - Timer TIH, TIL (LC863500 series only)
  - 7. Vertical synchronous signal interrupt ( $\overline{VS}$ ), Scan line
  - 8. IIC, Software
- Interrupt Priority Control

Three interrupt priorities are supported (low, high and highest) and multi-level nesting is possible. Low or high priority can be assigned to the interrupts from 3 to 8 listed above. For the external interrupt INT0 and INT1, low or highest priority can be set.

■Sub-routine Stack Level

- A maximum of 128 levels (stack is built in the internal RAM)
- Multiplication/Division Instruction
  - 16 bits×8 bits (7 instruction cycle times)
  - 16 bits÷8 bits (7 instruction cycle times)
- ■3 Oscillation Circuits
  - Built-in RC oscillation circuit used for the system clock
  - Built-in VCO circuit used for the system clock and OSD
  - X'tal oscillation circuit used for base timer, system clock and PLL reference

### ■Standby Function

• HALT mode

The HALT mode is used to reduce the power dissipation. In this operation mode, the program execution is stopped. This mode can be released by the interrupt request or the system reset.

• HOLD mode

The HOLD mode is used to stop the oscillations; RC (internal), VCO, and X'tal oscillations. This mode can be released by the following conditions.

- Pull the reset terminal ( $\overline{\text{RES}}$ ) to low level.
- Feed the selected level to either P70/INT0 or P71/INT1.

## ■Applicable Mask ROM Version

- LC863448 / LC863440 / LC863432 / LC863428 / LC863424/ LC863420 / LC863416
- LC863548 / LC863540 / LC863532 / LC863528 / LC863524/ LC863520 / LC863516
- ■Package
  - MFP36SDJ (Lead-free type)
  - DIP36S (Lead-free type)

■Development Tools

- Evaluation chip:
- Emulator:

LC863096EVA86000 (main) + ECI

EVA86000 (main) + ECB863400 (evaluation chip board)

- + POD36-CABLE (cable)
- + POD36-DIP (for DIP36S)

or POD36-MFP (for MFP36SDJ)

Write Flash Memory

SANYO provides special services including writing data to Flash Memory and stamping.

There is a charge for these services.

Please feel free to ask our sales persons for details.

## **Package Dimensions**

unit : mm (typ) 3263



## **Package Dimensions**

unit : mm (typ) 3170A



## **Pin Assignment**



Top view

SANYO: MFP36SDJ "Lead-free Type" SANYO: DIP36S "Lead-free Type"

# System Block Diagram



# **Pin Description**

Pin Descri	ption Table
------------	-------------

Terminal	I/O	Function Description	Option	Flash Memory Mode (Parallel input/ output mode)
V <sub>SS</sub>	-	Negative power supply		
XT1	I	Input terminal for crystal oscillator		
XT2	0	Output terminal for crystal oscillator		
VDD	-	Positive power supply		
RES	I	Reset terminal		Input to set up mode
FILT	0	Filter terminal for PLL		
CVIN	I	Video signal input terminal(LC863400 only)		
VS	I	Vertical synchronization signal input terminal		Input to set up mode
HS	I	Horizontal synchronization signal input terminal		
R	0	Red (R) output terminal of RGB image output		Address input A8
G	0	Green (G) output terminal of RGB image output		Address input A9
В	0	Blue (B) output terminal of RGB image output		Address input A10
BL	0	Fast blanking control signal		Address input A11
	_	Switch TV image signal and caption/OSD image signal		
Port 0	I/O	•8-bit input/output port,	Pull-up resistor	Address input
P00 to P07		Input/output can be specified in nibble unit	provided/not provided	A0 to A7
		•Other functions	Output Format	
Port 1	1/0	AD converter input port (P04 to P07)	Output Format	Data input/output
	1/0	Input/output can be specified for each bit	CMOS/Nch-OD	D0 to D7
FIUUFII		(programmable pull-up resister provided)		
		•Other functions		
		P10 IIC0 data I/O		
		P11 IIC0 clock output		
		P12 IIC1 data I/O		
		P13 IICT Clock Output		
		P15 PWM2 output		
		P16 PWM3 output		
		P17 Timer1 (PWM) output (LC863500 only)		
Port 3	I/O	•LC863400:3-bit input/output port(P30toP32)		Control signal WE
P30 to P33		LC863500: 4-bit input/output port(P30toP33)		Control signal OE
		Input/output can be specified for each bit		Control signal CE
Port 7	I/O	•4-bit input/output port	Address input	
P70		Input or output can be specified for each bit	A12 to A15	
P71 to P73		P70: I/O with programmable pull-up resister		
		P71 to P73: CMOS output/input with programmable pull-up resister		
		•Other functions		
		P70 INT0 input/HOLD release input/		
		P71 INT1 input/HOLD release input		
		P72 INT2 input/Timer 0 event input		
		P73 INT3 input (noise rejection filter connected)/		
		Timer 0 event input		
		Interrupt receiver format, vector addresses		
		Rising Falling Rising/ Falling H level L level Vector		
		INTO enable enable disable enable enable 03H		
		INT1 enable enable disable enable enable OBH		
		INT2 enable enable enable disable 13H		
		INT3   enable   enable   enable   disable   disable   1BH		
1	1	1	1	1

Note: A capacitor of at least 10µF must be inserted between VDD and VSS when using this IC.

- Output form and existence of pull-up resistor for all ports can be specified for each bit.
- Programmable pull-up resistor is always connected regardless of port option, CMOS or N-ch open drain output in port 1.

# **User Options**

User options can be changed using Flash Memory data.

A kind of option	Pin, Circuits	
Input/output form of	Port 0	1. Input: Without pull-up MOS Tr.
input/output ports	(Specified in a bit)	Output: N-channel open drain
		2. Input: With pull-up MOS Tr.
		Output: CMOS
	Port 1	1. Input: With programmable pull-up MOS Tr.
	(Specified in a bit)	Output: N-channel open drain
		2. Input: With programmable pull-up MOS Tr.
		Output: CMOS

## Notice for Use

• Input level of terminal  $\overline{\text{RES}}$  at power on

Terminal  $\overline{\text{RES}}$  must be held low for at least 200µs after the supply voltage exceeds the power supply lower limit.



• Difference between the Mask version and Flash version

1. The operation after release of reset: The mask version operates the program from the address 0 in the

program counter as soon as detecting the H level on the reset port.

The flash version operates the program from the address 0 in the program counter after setting the option.

2. Current dissipation : Please refer to the latest semiconductor news.

• Conditions during reset and after release of reset

Port options are set using Flash Memory data.

Port options are set internally within approximately 3ms after logic HIGH is applied to the RESET terminal. The configuration of the port outputs change over the duration of this period. Then the Program Counter is set to 0 and program execution begins.

During reset, and in the few hundred milliseconds after reset is released, the port options on certain of the ports will not yet have been set. The conditions of the various ports during reset or on release of reset have been collected in the following table. Please refer to it when analyzing circuits where these conditions apply.

Pins	Options	Condition during and on release of reset
P0	Input: Without pull-up MOS transistor	Output -off
	Output: N-channel open drain	Input mode: High impedance
	Input: With pull-up MOS transistor	Output-off
	Output: CMOS	Flash version: During reset and in the first few hundred $\mu$ s after reset
		is released, the pull-up MOS transistor is OFF. Thereafter, set to
		input mode with pull-up MOS Tr. ON
		Mask version: During reset the pull-up MOS transistor is OFF.
		After soon, set to input mode with pull-up MOS Tr. ON
P1	Input: With programmable pull-up MOS transistor	Output-off
	Output: N-channel open drain	Input mode: High impedance
	Input: With programmable pull-up MOS transistor	
	Output: CMOS	
P3	No options	Output -off
	Input: With programmable pull-up MOS transistor	Input mode: High impedance
	Output: CMOS	
P7	No options	Output-off
	Input: With programmable pull-up MOS transistor	Input mode: High impedance
	Output: With pull-up MOS (P70)	
	CMOS (P71 to P73)	

## **On-board writing system**

The LC86F3448B has the On-board writing system. The program is renewable by using SANYO Flash On-board System after the LSI has been installed on the application board.

This system is composed of 4 types divided by the combination of mode setting pin and communication pin.

Each type system has to connect the 6 pins ( $V_{DD}$ ,  $V_{SS}$ ,  $\overline{RES}$ , communication pins) with the interface board of SANYO Flash On-board System.

It is necessary that the pins to be used for the rewriting system should be able to be separated from the application board properly.

The system type is selected by the option setting program (Su86K.exe).

types	mode setting pin	communication pins
type1	RES pin (high voltage (12V) applied)	P30(DATA1), P31(DATA0), P32(CLK)
type2	RES pin (high voltage (12V) applied)	P30(DATA1), P11(DATA0), P10(CLK)
type3	P30 pin (High level voltage (5V) applied)	P30(ENA/DATA1), P31(DATA0), P32(CLK)
type4	P30 pin (High level voltage (5V) applied)	P30(ENA/DATA1), P11(DATA0), P10(CLK)

• Type 3 or 4 is selected : P30 is exclusive for the on-board system. This pin must always be pulled-down, so this pin can't be used for other applications.

• The loader program must be written into the ROM to use On-board writing system.

The loader program should be written into the ROM before the LSI has been installed on the board by the general purpose PROM programs.

When the option setting selects the this system to use, the loader program automatically links on the user program linking.

Please ask to our sales persons before using On-board writing system.

## Method of how to rewrite it in FLASH programmer / SANYO FLASH writing tool (SFWS)

When reading or writing data to the LC86F3448B, FLASH programmer of our recommendation or SANYO FLASH writing tool (SFWS) is used. In both cases, exclusive conversion board (W86F3448D, W86F3448M) is needed.

#### (1) FLASH programmer of our recommendation

Single Word Write

0				
Manufacture	Name of device	version	applicable device (code)	Data protection setting after write operation
Flash Support Group co. (the former Ando Electric)	AF9708	Rev2.43	SANYO LC86F3448B (3B223)	Protected

### Write Multiple Words

Manufacture	Name of device	version	applicable device (code)	Data protection setting after write operation
Flash Support Group co.	AF9723 +	RevX.XX	SANYO	Protected
(the former Ando Electric)	AF9833	*1	LC86F3448B (XXXX)	

\*1: Registration is being requested.

The LC86F3448B does not support a silicon signature feature.

Do not use the feature (automatic device type selection) when programming this device.

To avoid erasing the program, confirm the setting of the protection for activating the written program before using. It can't be written with device code 29EE512

### (2) SANYO FLASH writing tool (SFWS)

PC is connected with writer unit (SKK) by USB cable and it uses it.

### (3) Exclusive writing conversion board

- W86F3448D • DIP36S purpose (It is common with production discontinuance model (LC86F3448A / LC86F3548A))
- W86F3448M • MFP36SDJ purpose (It is common with production discontinuance model (LC86F3448A/ LC86F3548A))

When using the conversion board, all of the jumper SW must be set to the OFF position. If set to the ON position, read/write operations will not perform correctly. Pin 1 of the conversion board should be located as indicated below.



Dava		Complexed	Dine	Oraștiviarea			Ratings	5	it
Parai	meter	Symbol	Pins	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Maximum s voltage	supply	V <sub>DD</sub> max	V <sub>DD</sub>			-0.3		+6.5	
Input volta	ge	V <sub>I</sub> (1)	$\overline{\text{RES}}$ , $\overline{\text{HS}}$ , $\overline{\text{VS}}$ , CVIN (LC863400 only)			-0.3		V <sub>DD</sub> +0.3	V
Output volt	tage	V <sub>O</sub> (1)	R, G, B, BL, FILT			-0.3		V <sub>DD</sub> +0.3	
Input/outpu	ut voltage	VIO	Ports 0, 1, 3, 7			-0.3		V <sub>DD</sub> +0.3	
High level	Peak output	IOPH(1)	Ports 0, 1, 3, 7	•CMOS output •For each pin.		-4			
output current	current	IOPH(2)	R, G, B, BL	•CMOS output •For each pin.		-5			
	Total	ΣIOAH(1)	Ports 0, 1	The Total of all pins.		-20			
	output	ΣIOAH(2)	Ports 3, 7	The Total of all pins.		-10			
	current	ΣIOAH(3)	R, G, B, BL	The Total of all pins		-12			mA
Low	Peak	IOPL(1)	Ports 0, 1, 3	For each pin.				20	
level	output	IOPL(2)	Port 7	For each pin.				15	
output	current	IOPL(3)	R, G, B, BL	For each pin.				5	
current	Total	ΣIOAL(1)	Ports 0, 1	The Total of all pins				40	
	output	ΣIOAL(2)	Ports 3, 7	The Total of all pins.				30	
	current	ΣIOAL(3)	R, G, B, BL	The Total of all pins.				15	
Maximum	power	Pd max	MFP36SDJ	Ta=-10 to +70°C				350	
dissipation			DIP36S					610	mvv
Operating temperatur range	re	Topr				-10		+70	
Storage temperatur range	re	Tstg				-55		+125	υC

# **Absolute Maximum Ratings** at $Ta = 25^{\circ}C$ , $V_{SS} = 0V$

			10 0 10 10	<u> </u>	01			
Deservator	Quarket	Disa	Quaditiona			Ratings		
Parameter	Symbol	Pins	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Operating	V <sub>DD</sub> (1)	V <sub>DD</sub>	$0.844 \mu s \leq tCYC \leq 0.852 \mu s$		4.5		5.5	
supply voltage range	V <sub>DD</sub> (2)		$4\mu s \leq tCYC \leq 400\mu s$		4.5		5.5	
Hold voltage	VHD	V <sub>DD</sub>	RAMs and the registers data are kept in HOLD mode.		2.0		5.5	
High level input	V <sub>IH</sub> (1)	Port 0	Output disable	4.5 to 5.5	0.6V <sub>DD</sub>		V <sub>DD</sub>	
voltage	V <sub>IH</sub> (2)	Ports 1, 3 (Schumitt)     Port 7 (Schumitt)     port input/interrupt     HS, VS, RES (Schumitt)	Output disable	4.5 to 5.5	0.75V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH</sub> (3)	Port 70 Watchdog timer input	Output disable	4.5 to 5.5	V <sub>DD</sub> -0.5		V <sub>DD</sub>	
Low level input	V <sub>IL</sub> (1)	Port 0	Output disable	4.5 to 5.5	VSS		0.2V <sub>DD</sub>	
voltage	V <sub>IL</sub> (2)	Ports 1, 3 (Schumitt)     Port 7 (Schumitt)     port input/interrupt     HS, VS, RES (Schumitt)	Output disable	4.5 to 5.5	V <sub>SS</sub>		0.25V <sub>DD</sub>	
	V <sub>IL</sub> (3)	Port 70 Watchdog timer input	Output disable	4.5 to 5.5	V <sub>SS</sub>		0.6V <sub>DD</sub>	
CVIN	VCVIN	CVIN(LC863400 only)		5.0	0.7Vp-p	1Vp-p	1.4Vp-p	Vp-p*
Operation cycle time	tCYC(1)		•All functions operating	4.5 to 5.5	0.844	0.848	0.852	
	tCYC(2)		•AD converter operating •OSD and Data slicer are not operating	4.5 to 5.5	0.844		30	μs
	tCYC(3)		•OSD, AD converter and Data slicer are not operating	4.5 to 5.5	0.844		400	
Oscillation frequency range	FmRC		Internal RC oscillation	4.5 to 5.5	0.4	0.8	3.0	MHz

# **Recommended Operating Range** at $Ta = -10^{\circ}C$ to $+70^{\circ}C$ , $V_{SS} = 0V$

\* Vp-p: Peak-to-peak voltage

# LC86F3448B

_					Ratings			
Parameter	Symbol	Pins	Conditions	V <sub>DD</sub> [V]	min	typ max		unit
High level input current	I <sub>IH</sub> (1)	Ports 0, 1, 3, 7	•Output disable •Pull-up MOS Tr. OFF •VIN=VDD (including the off-leak current of the output Tr.)	4.5 to 5.5		1		
	I <sub>IH</sub> (2)	• RES • HS , VS	•VIN=VDD	4.5 to 5.5			1	
Low level input current	I <sub>IL</sub> (1)	Ports 0, 1, 3, 7	•Output disable •Pull-up MOS Tr. OFF •VIN=VSS (including the off-leak current of the output Tr.)	4.5 to 5.5	-1			μΑ
	I <sub>IL</sub> (2)	• RES • HS , VS	V <sub>IN=VSS</sub>	4.5 to 5.5	-1			
High level output voltage	V <sub>OH</sub> (1)	•CMOS output of ports 0, 1, 3, 71 to 73	I <sub>OH</sub> =-1.0mA	4.5 to 5.5	V <sub>DD</sub> -1			
	V <sub>OH</sub> (2)	R, G, B, BL	I <sub>OH</sub> =-0.1mA R. G. B: digital mode	4.5 to 5.5	V <sub>DD</sub> -0.5			
Low level output	V <sub>OL</sub> (1)	Ports 0, 1, 3, 71 to 73	I <sub>OL</sub> =10mA	4.5 to 5.5			1.5	V
voltage	V <sub>OL</sub> (2)	Ports 0, 3, 71 to 73	I <sub>OL</sub> =1.6mA	4.5 to 5.5			0.4	
	V <sub>OL</sub> (3)	•R, G, B, BL •Port 1	I <sub>OL</sub> =3.0mA R. G. B: digital mode	4.5 to 5.5			0.4	
	V <sub>OL</sub> (4)	Port 70	I <sub>OL</sub> =1mA	4.5 to 5.5			0.4	
Pull-up MOS Tr. resistance	Rpu	Ports 0, 1, 3, 7	V <sub>OH</sub> =0.9V <sub>DD</sub>	4.5 to 5.5	13	38	80	kΩ
Bus terminal short circuit resistance (SCL0-SCL1, SDA0-SDA1)	RBS	•P10 to P12 •P11 to P13		4.5 to 5.5		130	300	Ω
Hysteresis voltage	VHYS	•Ports 1, 3, 7 • RES • HS , ∀S	Output disable	4.5 to 5.5		0.1V <sub>DD</sub>		V
Input clump voltage	VCLMP	CVIN (LC863400 only)		5.0	2.3	2.5	2.7	
Pin capacitance	СР	All pins	•f=1MHz •Every other terminals are connected to V <sub>SS</sub> . •Ta=25°C	4.5 to 5.5		10		pF

# **Electrical Characteristics** at $Ta = -10^{\circ}C$ to $+70^{\circ}C$ , $V_{SS} = 0V$

# **IIC Input/Output Conditions** at $Ta = -10^{\circ}C$ to $+70^{\circ}C$ , $V_{SS} = 0V$

Deservation	Querra had	Standard		High	unit	
Parameter	Symbol	min	max	min	max	unit
SCL Frequency	fSCL	0	100	0	400	kHz
BUS free time between stop - start	tBUF	4.7		1.3		μs
HOLD time of start, restart condition	tHD;STA	4.0		0.6		μs
L time of SCL	tLOW	4.7		1.3		μs
H time of SCL	tHIGH	4.0		0.6		μs
Set-up time of restart condition	tSU;STA	4.7		0.6		μs
HOLD time of SDA	tHD;DAT	0		0	0.9	μs
Set-up time of SDA	tSU;DAT	250		100		ns
Rising time of SDA, SCL	tR		1000	20+0.1Cb	300	ns
Falling time of SDA, SCL	tF		300	20+0.1Cb	300	ns
Set-up time of stop condition	tSU;STO	4.0		0.6		μs

Refer to figure 8

Note Cb: Total capacitance of all BUS (unit : pF)

	0	5				Ratings		unit
Parameter	Symbol	Pins	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
High/low level	tPIH(1)	•INT0, INT1	<ul> <li>Interrupt acceptable</li> </ul>	1.5 to 5.5	1			
pulse width	tPIL(1)	•INT2/T0IN	<ul> <li>Timer0-countable</li> </ul>	4.5 10 5.5	1			
	tPIH(2)	INT3/T0IN	<ul> <li>Interrupt acceptable</li> </ul>					
	tPIL(2)	(1tCYC is selected for noise	•Timer0-countable	4.5 to 5.5	2			
		rejection clock.)						
	tPIH(3)	INT3/T0IN	<ul> <li>Interrupt acceptable</li> </ul>					tCYC
	tPIL(3)	(16tCYC is selected for	•Timer0-countable	4.5 to 5.5	32			
		noise rejection clock.)						
	tPIH(4)	INT3/T0IN	<ul> <li>Interrupt acceptable</li> </ul>					
	tPIL(4)	(64tCYC is selected for	•Timer0-countable	4.5 to 5.5	128			
		noise rejection clock.)						
	tPIL(5)	RES	Reset acceptable	4.5 to 5.5	200			
	tPIH(6)	HS, VS	•Display position controllable					
	tPIL(6)		•The active edge of					
			$\overline{\text{HS}}$ and $\overline{\text{VS}}$ must be apart	4.5 to 5.5 3				μο
			at least 1tCYC.					
			•Refer to figure 4.					
Rising/falling	tTHL	HS	Refer to figure 4.	1 E to E 5			500	
time	tTLH			4.5 to 5.5			500	ns

## **Pulse Input Conditions** at $Ta = -10^{\circ}C$ to $+70^{\circ}C$ , $V_{SS} = 0V$

## **AD** Converter Characteristics at $Ta = -10^{\circ}C$ to $+70^{\circ}C$ , $V_{SS} = 0V$

Dementer	O mark at	Disc	Qualitizat	Ratings				
Parameter	Symbol	Pins	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Resolution	Ν					6		bit
Absolute precision	ET		(Note)				±1	LSB
Conversion time	tCAD	Vref selection to conversion finish	1 bit conversion time=2×tCYC	4.5 to 5.5		1.69		μs
Analog input voltage range	VAIN	AN4 to AN7			V <sub>SS</sub>		V <sub>DD</sub>	V
Analog port	IAINH		VAIN=V <sub>DD</sub>				1	
input current	IAINL		VAIN=V <sub>SS</sub>		-1			μΑ

Note Absolute precision does not include quantizing error (1/2LSB).

Analog Mode RGE	<b>Characteristics</b> at $Ta = -10^{\circ}C$ to $+70^{\circ}C$ , $V_{SS} = 0V$

Deremeter	Symbol	Dinc	Conditions		Ratings			
Parameter	Symbol	PINS	Conditions	V <sub>DD</sub> [V]	min.	typ.	max.	unit
Analog output		R.G.B	Low level output		0.45	0.5	0.55	
voltage		Analog	Intensity output	5.0	0.90	1.0	1.10	V
		mode	High level output		1.35	1.5	1.65	
Time setting		R.G.B	70% 10pf load				50	ns

# **Sample Current Dissipation Characteristics** at $Ta = -10^{\circ}C$ to $+70^{\circ}C$ , $V_{SS} = 0V$

The sample current dissipation characteristics is the measurement result of Sanyo provided evaluation board when the recommended circuit parameters shown in the sample oscillation circuit characteristics are used externally. The currents through the output transistors and the pull-up MOS transistors are ignored.

Deremeter	rameter Symbol Pins Conditions Ratings		unit					
Falameter	Symbol	FIIIS	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Current dissipation during basic operation	IDDOP(1)	V <sub>DD</sub>	•FmX'tal=32.768kHz X'tal oscillation •System clock : VCO •VCO for OSD operating •OSD is Digital mode •Internal RC oscillation stops	4.5 to 5.5		12	24	mA
	IDDOP(2)	V <sub>DD</sub>	•FmX'tal=32.768kHz X'tal scillation •System clock : VCO •VCO for OSD operating •OSD is Analog mode •Internal RC oscillation stops	4.5 to 5.5		20	32	
	IDDOP(3)	V <sub>DD</sub>	<ul> <li>FmX'tal=32.768kHz X'tal scillation</li> <li>System clock : X'tal (Instruction cycle time: 366.2µs)</li> <li>VCO for system stops</li> <li>VCO for OSD stops</li> <li>Internal RC oscillation stop</li> <li>Data slicer, AD converters stop</li> </ul>	4.5 to 5.5		70	300	μΑ
Current dissipation in HALT mode	IDDHALT(1)	V <sub>DD</sub>	•HALT mode •FmX'tal=32.768kHz X'tal oscillation •System clock : VCO •VCO for OSD stops •Internal RC oscillation stops	4.5 to 5.5		3	7	mA
	IDDHALT(2)	V <sub>DD</sub>	•HALT mode •FmX'tal=32.768kHz X'tal oscillation •VCO for system stops •VCO for OSD stops •System clock : Internal RC	4.5 to 5.5		400	1000	
	IDDHALT(3)	V <sub>DD</sub>	HALT mode     FmX'tal=32.768kHz     X'tal oscillation     VCO for system stops     VCO for OSD stops     System clock : X'tal	ALT mode nX'tal=32.768kHz tal oscillation CO for system stops CO for OSD stops vstem clock : X'tal		55	200	μΑ
Current dissipation in HOLD mode	IDDHOLD	V <sub>DD</sub>	•HOLD mode •All oscillation stops.	4.5 to 5.5		0.05	20	μΑ

Note 3: The currents of the output transistors and the pull-up MOS transistors are ignored.

## **Recommended Oscillation Circuit and Sample Characteristics**

The sample oscillation circuit characteristics in the table below is based on the following conditions: Recommended circuit parameters are verified by an oscillator manufacturer using a Sanyo provided oscillation evaluation board.

Sample characteristics are the result of the evaluation with the recommended circuit parameters connected externally.

Recommended oscillation circuit and sample characteristics ( $Ta = -10^{\circ}C$  to  $+70^{\circ}C$ )

Frequency	Monufacturor	Oppillator	Recommended circuit parameters				Operating supply	Oscillation stabilizing time		Notoo
	Manufacturer	Oscillator	C1	C2	Rf	Rd	voltage range	typ	max	notes
32.768kHz	SEIKO EPSON	C-002RX	18pF	18pF	OPEN	510kΩ	4.5 to 5.5V	1.0s	1.5s	

Notes: The oscillation stabilizing time period is the time until the VCO oscillation for the internal system becomes stable after the following conditions. (Refer to Figure 2.)

- 1. The V<sub>DD</sub> becomes higher than the minimum operating voltage after the power is supplied.
- 2. The HOLD mode is released.

The sample oscillation circuit characteristics may differ applications. For further assistance, please contact with oscillator manufacturer with the following notes in your mind.

- Since the oscillation frequency precision is affected by wiring capacity of the application board, etc., adjust the oscillation frequency on the production board.
- The above oscillation frequency and the operating supply voltage range are based on the operating temperature of  $-10^{\circ}$ C to  $+70^{\circ}$ C. For the use with the temperature outside of the range herein, or in the applications requiring high reliability such as car products, please consult with oscillator manufacturer.
- When using the oscillator which is not shown in the sample oscillation circuit characteristics, please consult with Sanyo sales personnel.

Since the oscillation circuit characteristics are affected by the noise or wiring capacity because the circuit is designed with low gain in order to reduce the power dissipation, refer to the following notices.

- The distance between the clock I/O terminal (XT1 terminal XT2 terminal) and external parts should be as short as possible.
- The capacitors' VSS should be allocated close to the microcontroller's GND terminal and be away from other GND.
- The signal lines with rapid state changes or with large current should be allocated away from the oscillation circuit.



Figure 1 Recommended Oscillation Circuit



Reset Time and Oscillation Stabilizing Time



HOLD release signal and oscillation stabilizing time Figure 2 Oscillation Stabilizing Time



Figure 3 Pulse Input Timing Condition - 1



Figure 4 Pulse Input Timing Condition - 2



Figure 5 Recommended Interface Circuit



Output impedance of C-Video before Noise filter should be less then  $100\Omega$ .

Figure 6 CVIN Recommended Circuit



Figure 7 FILT Recommended Circuit Note: Place FILT parts on board as close to the microcontroller as possible.







Figure 9 R.G.B. Analog Output Equivalent Circuit

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of November, 2006. Specifications and information herein are subject to change without notice.