# Summary of Specification for OIS & CL-AF Control LSI

# LC898129DP1XHTBG

# Overview

LC898129DP1XHTBG is a system LSI integrating an on-chip 32 bit DSP, a FLASH ROM and peripherals including analog circuits for OIS (Optical Image Stabilization) / Closed Loop-AF (Auto Focus) control and drivers.

# Features

- On-chip 32 bit DSP
  - Built-in Software for Digital Servo Filter
  - Built–in Software for Gyro Filter
- Memory
  - Flash Memory
  - Program ROM
  - Program SRAM
  - Data SRAM
- Peripherals
  - AD Converter
  - DA Converter
  - 2-wire Serial I/F Circuit (The Communication Protocol is Compatible with I<sup>2</sup>C)
  - Hall Bias Circuit
  - Hall Amp
  - OSC (Oscillator)
  - LDO (Low Drop-Out Regulator)
  - Digital Gyro I/F (SPI)
  - Interrupt I/F
- Driver
  - OIS
  - Linear Driver (x2ch, I<sub>full</sub> = 200 mA)
  - CL-AF (bi-direction)
  - Linear Driver (x1ch,  $I_{full} = 150 \text{ mA}$ )
- Power Supply Voltage
  - AD/DA/VGA/LDO/OSC/Flash: AVDD30 = 2.7 V to 3.3 V
  - Driver: VM = 1.8 V to 3.3 V
  - 1.8 V I/O: IOVDD = 1.7 V to 3.3 V
  - Core Logic: Generated by On-chip LDO Connect 1 μF Capacitor to LDPO pin
- Package
  - WLCSP40 (4 x 10 Pin) Thickness Max. 0.35 mm, with Back Coat
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant




# **ON Semiconductor®**

www.onsemi.com



WLCSP40, 1.60x4.15x0.33 CASE 567XS

# MARKING DIAGRAM



# **ORDERING INFORMATION**

See detailed ordering and shipping information on page 8 of this data sheet.

1

# **BLOCK DIAGRAM**





Figure 1. Block Diagram

# **PIN LAYOUT**

D	OUT1	VM	OUT5	OUT6	VM	HLBO2	HLBO3	EIRQ1	SSB	SCL	
С	OUT2	PGND	PGND	HLBO1	AVSS	MON1	SCL2	EIRQ2	SCLK	SDA	
В	OUT3	PGND	OPINM1	OPINM2	OPINM3	MON2	SDA2	AVSS	MOSI	MISO	
A	OUT4	VM	OPINP1	OPINP2	OPINP3	AVSS	AVDD30	LDPO	AVSS	IOVDD	
	1	2	3	4	5	6	7	8	9	10	



# Figure 2. Pin Layout (Bottom View)

#### No. I/O Pwr Init Pin I/O Function MON1 Ζ В AVDD30 1 Servo Monitor Analog In/Out MON2 Ζ 2 В AVDD30 Servo Monitor Analog In/Out 3 SCL В IOVDD 2-wire serial HOST I/F Clock Slave Z 4 SDA В IOVDD 2-wire serial HOST I/F Data Slave Ζ IOVDD Ρ I/O Power (1.7 V to 3.3 V) 5 \_ Ζ 6 SSB В IOVDD Digital Gyro Data I/F Chip Select Out (3/4-wire Master) SCLK IOVDD Ζ 7 В Digital Gyro Data I/F Clock Out (3/4-wire Master) Digital Gyro Data I/F Data InOut (3-wire Master) Digital Gyro Data I/F Data Out (4-wire Master) 8 MOSI В IOVDD Ζ IOVDD U 9 MISO В Digital Gyro Data I/F Data In (4-wire Master) В Ζ IOVDD Interrupt Input 1 10 EIRQ1 Ζ 11 EIRQ2 В IOVDD Interrupt Input 2 12 SCL2 В AVDD30 2-wire serial I/F Clock Master Ζ 13 SDA2 В AVDD30 2-wire serial I/F Data Master Ζ HLBO1 0 Hall Bias Output 1 Ζ 14 AVDD30 HLBO2 AVDD30 Hall Bias Output 2 Ζ 15 0 HLBO3 Ζ 16 0 AVDD30 Hall Bias Output 3 **OPINM1** AVDD30 17 T Hall Opamp Input Minus 1 \_

### Table 1. PIN DESCRIPTION

## Table 1. PIN DESCRIPTION (continued)

No.	Pin	I/O	I/O Pwr	Function	Init
18	OPINP1	I	AVDD30	Hall Opamp Input Plus 1	-
19	OPINM2	I	AVDD30	Hall Opamp Input Minus 2	-
20	OPINP2	I	AVDD30	Hall Opamp Input Plus 2	-
21	OPINM3	I	AVDD30	Hall Opamp Input Minus 3	-
22	OPINP3	I	AVDD30	Hall Opamp Input Plus 3	-
23	OUT1	0	VM	OIS Driver Output	Z
24	OUT2	0	VM	OIS Driver Output	Z
25	OUT3	0	VM	OIS Driver Output	Z
26	OUT4	0	VM	OIS Driver Output	Z
27	OUT5	0	VM	CL-AF Driver Output	Z
28	OUT6	0	VM	CL-AF Driver Output	Z
29	AVDD30	Р		Analog Power (2.7 V to 3.3 V)	-
30	AVSS	Р		Analog GND	-
31	VM	Р		Driver Power (1.8 V to 3.3 V)	-
32	VM	Р		Driver Power (1.8 V to 3.3 V)	-
33	VM	Р		Driver Power (1.8 V to 3.3 V)	-
34	PGND	Р		Driver GND	-
35	LDPO	Р		Internal 1.38 V LDO Power Output	-
36	AVSS	Р		Analog GND	
37	AVSS	Р		Analog GND	
38	AVSS	Р		Analog GND	
39	PGND	Р		Driver GND	
40	PGND	Р		Driver GND	

\*Process when pins are not used PIN TYPE "O" – Ensure that it is set to OPEN. PIN TYPE "I" – OPEN is inhibited. Ensure that it is connected to the V<sub>DD</sub> or V<sub>SS</sub> even when it is unused. (Please contact ON Semiconductor for more information about selection of V<sub>DD</sub> or V<sub>SS</sub>.) PIN TYPE "B" – If you are unsure about processing method on the pin description of pin layout table, please contact us.

Note that incorrect processing of unused pins may result in defects.

# **ELECTRICAL CHARACTERISTICS**

# Table 2. ABSOLUTE MAXIMUM RATINGS (AVSS = 0 V, PGND = 0 V)

Parameter	Symbol	Conditions	Ratings	Unit
Power supply voltage	V <sub>AD</sub> 30 max	Ta ≤ 25°C	-0.3 to 4.6	V
	V <sub>M</sub> max	Ta ≤ 25°C	-0.3 to 4.6	
	V <sub>IO</sub> max	Ta ≤ 25°C	-0.3 to 4.6	
Input/Output voltage	V <sub>AI</sub> 30, V <sub>AO</sub> 30	Ta ≤ 25°C	-0.3 to V <sub>AD</sub> 30 + 0.3	V
	V <sub>MI</sub> , V <sub>MO</sub>	Ta ≤ 25°C	–0.3 to V <sub>M</sub> + 0.3	
	V <sub>II</sub> , V <sub>IOO</sub>	Ta ≤ 25°C	–0.3 to V <sub>IO</sub> + 0.3	
Storage temperature	Tstg		–55 to 125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Parameter	Symbol	Min	Тур	Max	Unit
3.0 V POWER SUPPLY (AVDD3	0)		-	· · · ·	
Power supply voltage	V <sub>AD</sub> 30	2.7	2.8	3.3	V
Input voltage range	V <sub>INA</sub>	0	-	V <sub>AD</sub> 30	V
3.0 V POWER SUPPLY (VM) (No	ote 1)		-	<u></u>	
Power supply voltage	V <sub>M</sub>	1.8	2.8	3.3	V
Input voltage range	V <sub>INM</sub>	0	-	V <sub>M</sub>	V
1.8 V POWER SUPPLY (IOVDD)	)				
Power supply voltage	V <sub>IO</sub>	1.7	1.8	3.3	V
Input voltage range	V <sub>INI</sub>	0	-	V <sub>IO</sub>	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability. 1. Three VM pins should be connected.

#### Table 4. D.C. CHARACTERISTICS: INPUT/OUTPUT

(Ta = -30 to 85°C, AVSS = 0 V, PGND = 0 V, AVDD30 = 2.7 to 3.3 V, IOVDD = 1.7 to 3.3 V)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Applicable Pins
High-level input voltage	VIH	CMOS	0.7 IOVDD	-	-	V	SCL, SDA, SSB,
Low-level input voltage	VIL	schmitt	-	-	0.3 IOVDD	V	SCLK, MOSI, MISO, EIRQ1, EIRQ2
High-level input voltage	VIH	CMOS	1.4	-	-	V	SCL2, SDA2
Low-level input voltage	VIL	schmitt	-	-	0.4	V	
High-level input voltage	VIH	CMOS	0.7 AVDD30	-		V	MON1, MON2
Low-level input voltage	VIL	schmitt		-	0.3 AVDD30	V	
High-level output voltage	VOH	IOH = -3 mA	IOVDD - 0.2	-	_	V	SDA, SSB, SCLK, MOSI, MISO, EIRQ1, EIRQ2
Low-level output voltage	VOL	IOL = 3 mA	-	-	0.2	V	SCL, SDA, SSB, SCLK, MOSI, MISO, EIRQ1, EIRQ2
High-level output voltage	VOH	IOH = -3 mA	AVDD30 - 0.2	-		V	SCL2, SDA2
Low-level output voltage	VOL	IOL = 3 mA		-	0.2	V	
High-level output voltage	VOH	IOH = -2 mA	AVDD30 - 0.2	-	-	V	MON1, MON2
Low-level output voltage	VOL	IOL = 2 mA		-	0.2	V	
Analog input voltage	VAI		AVSS	_	AVDD30	V	MON1, MON2, OPINP1, OPINM1, OPINP2, OPINM2, OPINP3, OPINM3
Pull Up resistor	Rup		20	-	250	kΩ	SSB, SCLK, MOSI, MISO, EIRQ1,
Pull Down resistor	Rdn		20	-	250	kΩ	EIRQ2, MON1, MON2, SCL2, SDA2

#### Table 5. DRIVER OUTPUT (Ta = 25°C, AVSS = 0 V, PGND = 0 V, AVDD30 = VM = 2.8 V)

Parameter	Symbol	Symbol Condition		Тур	Max	Unit
Output Current OUT1~OUT4	Ifull	Full code	190	200	210	mA
Output Current OUT5, OUT6		Full code, OP-AF (bidirection)	142.5	150	157.5	mA

#### Table 6. NON-VOLATILE MEMORY CHARACTERISTICS

Operating temperature	Topr1	Read for FLASH	-30~85	°C
	Topr2	Program & Erase for FLASH	–10~65 (Note 2)	°C

Item	Symbol	Condition	Min	Тур	Max	Unit	Applicable Circuit
Endurance	EN		-	-	1000	Cycles	Flash Memory
Data retention	RT		10	-	-	Years	
Write time	tWT		-	-	3	ms	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. All drivers must be in the standby state.

# **AC CHARACTERISTICS**

## **Power Supply Timing**




Figure 3. V<sub>DD</sub> Supply Timing

#### Table 7.

Item	Symbol	Min	Тур	Мах	Units
Rise time	tR	-	-	3	ms
Wait time	tW	100	-	-	ms
Bottom Voltage	Vbot	-	-	0.2	V

Injection order between AVDD30, VM and IOVDD is below.




Figure 4.

#### Table 8.

Item	Symbol	Min	Тур	Max	Units
IOVDD ON to AVDD30 ON	tIOAV	0	-	-	ms
AVDD30 ON to VM ON	tAVVM	0	-	-	ms
VM OFF to AVDD30 OFF	tVMAV	0	-	-	ms
AVDD30 OFF to IOVDD OFF	tAVIO	0	-	*	ms

SDA, SCL, SSB, SCLK, MOSI, MISO, EIRQ1 and EIRQ2 tolerate 3 V input at the time of IOVDD power off.

SCL2 and SDA2 tolerate 3 V input at the time of AVDD30 power off.

The data in the Flash memory may be rewritten unintentionally if you do not keep specifications.


And it is forbidden to power off during Flash memory access. The data in the Flash memory may be rewritten unintentionally. OIS,AF driver is recommended to set standby before VM power off.

\*Please make IOPRSTB(D0\_0064h, bit0) = 0 before turning OFF AVDD30 when AVDD30 is turned off with keeping IOVDD on.

#### 2-wire Serial Interface Timing

The 2-wire serial interface timing definition and electric characteristics are shown below. The communication protocol is compatible with  $I^2C$ . This circuit has clock stretch function.

Static Address : 7'b0100100



#### Figure 5.

Table 9.

		Standar	d-mode	Fast-	mode	Fast-mo	de Plus	
Item	Symbol	Min	Max	Min	Max	Min	Max	Units
SCL clock frequency	fSCL	-	100	-	400	-	1000	kHz
START condition hold time	tHD;STA	4.0	-	0.6	-	0.26	-	μs
SCL clock Low period	tLOW	4.7	-	1.3	-	0.5	-	μs
SCL clock High period	tHIGH	4.0	-	0.6	_	0.26	-	μs
Setup time for repetition START condition	tSU;STA	4.7	-	0.6	-	0.26	-	μs
Data hold time	tHD;DAT	0 (Note 3)	3.45	0 (Note 3)	0.9	0 (Note 3)	0.45	μs
Data setup time	tSU;DAT	250	-	100	-	50	-	ns
SDA, SCL rising time	tr	-	1000	-	300	-	120	ns
SDA, SCL falling time	tf	-	300	-	300	-	120	ns
STOP condition setup time	tSU;STO	4.0	-	0.6	-	0.26	-	μs
Bus free time between STOP and START	tBUF	4.7	-	1.3	-	0.5	-	μs

3. Although the I<sup>2</sup>C specification defines a condition that 300 ns of hold time is required internally, this LSI is designed for a condition with typ. 25 ns of hold time. If SDA signal is unstable around falling point of SCL signal, please implement an appropriate treatment on board, such as inserting a resister.

#### **ORDERING INFORMATION**

Part Number	Package	Shipping <sup>†</sup>
LC898129DP1XHTBG	WLCSP40 (Pb–Free, Halogen–Free)	4000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D

ON Semiconductor is licensed by the Philips Corporation to carry the I<sup>2</sup>C bus protocol.



WLCSP40 1.60x4.15x0.33 CASE 567XS ISSUE O DATE 12 APR 2019 NDTES: Α 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. В CONTROLLING DIMENSION: MILLIMETERS 2. PIN 1 DATUM C, THE SEATING PLANE, IS DEFINED BY З. REFERENCE THE SPERICAL CROWNS OF THE CONTACT BALLS. COPLANARITY APPLIES TO THE SPHERICAL CROWNS 4. OF THE CONTACT BALLS. П 5. DIMENSION & IS MEASURED AT THE MAXIMUM CONTACT BALL DIAMETER PARALLEL TO DATUM C. BACKSIDE MILLIMETERS TOP VIEW COATING -A3 DIM MIN. NDM. MAX. 0.31 0.35 -A1 Α 0.33 0.034 A1 0.040 0.046 A2-DETAIL Α A2 0.2525 0.2650 0.2775 DETAIL A 0.030 A3 0.020 0.025 0.05 C b 0.15 0.17 0.19 7|0.03|C D 1.575 1.600 1.625 SEATING С PLANE Ε 4.125 4.150 4.175 SIDE VIEW 0.40 BSC e 0.40 e PITCH e A1 BALL 0.40 -PITCH e 00000 00000 000000000000000 п 00000 0 0 0 0 0 00000000000 с rle 0 в 0000000000 0000000000 A 1 2 з 6 10 40X Øb PACKAGE 40X Ø0.14 |�|0.05∭|C|A|B| CU-PAD AT BOTTOM BNTTNM VIFW RECOMMENDED MOUNTING FOOTPRINT\* GENERIC NSMD TYPE For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D. **MARKING DIAGRAM\*** XXXXXXXX AWLYYWW XXX = Specific Device Code \*This information is generic. Please refer to = Assembly Location Α device data sheet for actual part marking. WL = Wafer Lot Pb-Free indicator, "G" or microdot "•", may YY = Year or may not be present. Some products may WW = Work Week not follow the Generic Marking.

DOCUMENT NUMBER:	98AON05909H Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	WLCSP40 1.60x4.15x0.33		PAGE 1 OF 1	
ON Semiconductor and 🝈 are trademarks of Semiconductor Components Industries. LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.				

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative