

# Green-Mode PWM Controller with High-Voltage Start-Up Circuit

Rev.00a

#### **General Description**

The LD7 575A is a c urrent-mode PWM con troller with excellent pow er-saving o peration. It fea tures a high-voltage current source to directly supply the startup current from bulk capacitor and further to provide a lossless startup circuit. The integrated functions such as the leading-edge blanking of the current sensing, internal slope compensation, and the small package provide the users a high efficiency, minimum external component counts, and low cost solution for AC/DC power applications.

Furthermore, the e mbedded over voltage protection, over load protection and the special green-mode control provide the solution for users to design a high performance power circuit easily. The LD7575A is offered in both SOP-8 and DIP-8 package.


#### **Features**

- High-Voltage (500V) Startup Circuit
- Current Mode Control
- Non-Audible-Noise Green Mode Control
- UVLO (Under Voltage Lockout)
- LEB (Leading-Edge Blanking) on CS Pin
- Programmable Switching Frequency
- Internal Slope Compensation
- OVP (Over Voltage Protection) on Vcc
- OLP (Over Load Protection)
- 500mA Driving Capability

#### **Applications**

- Switching AC/DC Adapter and Battery Charger
- Open Frame Switching Power Supply
- LCD Monitor/TV Power

## **Typical Application**





## **Pin Configuration**

SOP-8 & DIP-8 (TOP VIEW)



YY: Year code WW: Week code PP: Production code

## **Ordering Information**


Part number	Package		Top Mark	Shipping
LD7575A PS	SOP-8	PB Free	LD7575APS	2500 /tape & reel
LD7575A GS	SOP-8	Green Package	LD7575AGS	2500 /tape & reel
LD7575A PN	DIP-8	PB Free	LD7575APN	3600 /tube /Carton

The LD7575A is ROHS Complaint/ Green Package.

## **Pin Descriptions**

PIN	NAME F	UNCTION
4 DT		This pin is to program the switching frequency. By connecting a resistor to ground
1 RT		to set the switching frequency.
0	COMP	Voltage fee dback pin (same as th e COMP pin in UC3 84X), connecting a
2	COMP	photo-coupler to close the control loop and achieve the regulation.
3	CS	Current sense pin, connect to sense the MOSFET current
4	GND	Ground
5	OUT	Gate drive output to drive the external MOSFET
6 VCC	;	Supply voltage pin
7 NC		Unconnected Pin
		Connect this pin to positive terminal of bulk capacitor to provide the startup current
8 HV		for the controller. When Vcc voltage trips the UVLO(on), this HV loop will be off to
		save the power loss on the startup circuit.







## **Absolute Maximum Ratings**

Supply Voltage VCC	30	V
High-Voltage Pin, HV	-0	.3V~500V
COMP, RT, CS	-0	.3 ~7V
Junction Temperature	15	0°C
Operating Ambient Temperature	-4	0°C to 85°C
Storage Temperature Range	-6	5°C to 150°C
Package Thermal Resistance (SOP-8)	16	0°C/W
Package Thermal Resistance (DIP-8)	10	0°C/W
Power Dissipation (SOP-8, at Ambient Temperature = 85°C)	40	0mW
Power Dissipation (DIP-8, at Ambient Temperature = 85°C)	65	0mW
Lead temperature (Soldering, 10sec)	26	0°C
ESD Voltage Protection, Human Body Model (except HV Pin)	3K\	/
ESD Voltage Protection, Machine Model	20	0V
Gate Output Current	50	0mA

#### Caution:

Stresses beyond the ratings specified in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## **Recommended Operating Conditions**

Item Min		Max.	Unit
Supply Voltage Vcc	11	25	V
Vcc Capacitor	10	47	μF
Switching Frequency	50	130	KHz



#### **Electrical Characteristics**


 $(T_A = +25^{\circ}C \text{ unless otherwise stated, } V_{CC}=15.0V)$ 

PARAMETER CO	NDITIONS	MIN	TYP	MAX	UNITS
High-Voltage Supply (HV Pin)					
High-Voltage Current Source	Vcc< UVLO(on), HV=500V	0.5	1.0	1.5	mA
Off-State Leakage Current	Vcc> UVLO(off), HV=500V			35	μА
Supply Voltage (Vcc Pin)					
Startup Current				100	μА
0 1 0 1	V <sub>COMP</sub> =0V		2.0	3.0	mA
Operating Current	V <sub>COMP</sub> =3V		2.5	4.0	mA
(with 1nF load on OUT pin)	Protection tripped (OLP, OVP)		0.5		mA
UVLO (off)		9.0	10.0	11.0	V
UVLO (on)		15.0	16.0	17.0	V
OVP Level		25.0	27.5	30.0	V
Voltage Feedback (Comp Pin)	•	1			
Short Circuit Current	V <sub>COMP</sub> =0V		1.5	2.2	mA
Open Loop Voltage	COMP pin open		6.0		V
Green Mode Threshold VCOMP			2.35		V
Current Sensing (CS Pin)		II.		1	1
Maximum Input Voltage		0.80	0.85	0.90	V
Leading Edge Blanking Time			200		nS
Input impedance		1			ΜΩ
Delay to Output			100		nS
Oscillator (RT pin)	•	1			
Frequency	RT=100KΩ	60.0	65.0	70.0	KHz
Green Mode Frequency	Fs=65.0KHz		20		KHz
Temp. Stability	(-40°C ~105°C)			3	%
Voltage Stability	(VCC=11V-25V)			1	%
Gate Drive Output (OUT Pin)					•
Output Low Level	VCC=15V, Io=20mA			1	V
Output High Level	VCC=15V, Io=20mA	9			V
Rising Time	Load Capacitance=1000pF		50	160	nS
Falling Time	Load Capacitance=1000pF		30	60	nS
OLP (Over Load Protection)		•		•	•
OLP Trip Level			5.0		V

Note: The OLP delay time is proportional to the period of switching cycle. So that, the lower RT value will set the higher switching frequency and the shorter OLP delay time.

















### **Application Information**

#### **Operation Overview**

As long as the green power requirement becomes a trend and the power saving is getting more and more important for the switching power supplies and switching adaptors, the traditional PWM controllers are not able to support such new requirements. Furthermore, the cost and size limitation force the PWM controllers need to be powerful to integrate more functions to reduce the external part counts. The LD7575A is targeted on such application to provide an easy and cost effective solution; its detail features are described as below:

## Internal High-Voltage St artup Circuit a nd Under Voltage Lockout (UVLO)




Traditional circuit powers up the PWM controller through a startup resistor to provide the startup current. However, the startup resistor consumes significant power which is more and more critical whenever the power saving requirement is coming tight. Theoretically, this startup resistor can be very high resistance value. However, higher resistor value will cause longer startup time.

To achieve an optimized to pology, as shown in figure 13, LD7575A implements a high-voltage startup circuit for such requirement. During the startup, a hig h-voltage current source sinks current from the bulk capacitor to provide the startup current as we II as c harge the Vcc cap acitor C 1. During the startup transient, the Vcc is lower than the UVLO

threshold thus the current source is on to supply a current with 1mA. Meanwhile, the Vcc supply current is as low as  $100\mu\text{A}$  thus most of the HV current is utilized to charge the Vcc capacitor. By using such configuration, the turn-on delay time will be almost same no matter under low-line or high-line conditions.

Whenever the Vcc volta ge is h igher than UVLO(on) to power on the LD7575A and further to deliver the gate drive signal, the high-voltage current source is off and the supply current is p rovided from the auxiliary w inding of the transformer. Therefore, the power loss es on the startu p circuit can be eliminated and the power saving can be easily achieved.

An UVLO comparator is included to detect the voltage on the Vcc pin to en sure the supply voltage e nough to power on the LD7575A PWM controller and in addition to drive the power MOSFET. As shown in Fig. 14, a hysteresis is provided to p revent the shutdown from the voltage dip during startup. The turn-on and turn-off threshold level are set at 16V and 10.0V, respectively.



8



## Current Sensing, Leading-edge Blanking and the Negative Spike on CS Pin

The typical current mode PWM controller feed backs b oth current signal and voltage signal to close the control loop and achieve regulation. The LD7575A detects the primary MOSFET current from the CS pin, which is not only for the peak current mode control but also for the pulse-by-pulse current limit. The maximum voltage threshold of the current sensing pin is set as 0.85V. Thus the MOSFET peak current can be calculated as:

$$I_{PEAK(MAX)} = \frac{0.85V}{R_S}$$

A 200nS leading-edge blanking (LEB) time is included in the input of CS pin to prevent the false-trigger caused by the current spike. In the low power application, if the total pulse width of the turn-on spike s is less than 200nS and the negative spike on the CS pin is not exceed -0.3V, the R-C filter (as shown in figure 15) can be eliminated.

However, the total pulse width of the turn-on spike is related to the output power, circuit de sign and PCB layout. It is strongly recommended to add the small R-C filter (as shown in figure 16) for higher power application to avoid the CS pin damaged by the negative turn-on spike.

#### **Output Stage and Maximum Duty-Cycle**


An o utput sta ge of a CMO S buffer, with ty pical 500mA driving capability, is incorporated to drive a power MOSFET directly. A nd the ma ximum duty -cycle of LD7575A is limited to 75% to avoid the transformer saturation.

#### Voltage Feedback Loop

The voltage feedback signal is provided from the TL431 in the secondary side through the photo-coupler to the COMP pin of LD7 575A. The in put stage of LD7575A, like the UC384X, is with 2 diodes voltage offset then feeding into the voltage divider with 1/3 ratio, that is,


$$V_{+}(PWM_{COMPARATOR}) = \frac{1}{3} \times (V_{COMP} - 2V_{F})$$

A pull-high resistor is embedded in ternally thus can be eliminated on the external circuit.



spike is not over spec. (-0.3V).

Fig. 15



R-C filter is needed whenever the negative spike is exceed -0.3V or the total spike width is over 200nS LEB period.

Fig. 16





#### **Oscillator and Switching Frequency**

Connecting a resistor from RT pin to GND according to the equation can program the normal switching frequency:

$$f_{SW} = \frac{65.0}{RT_{(K\Omega)}} \times 100(KHz)$$

The sug gested op erating frequency range of LD7 575A is within 50KHz to 130KHz.

#### **Internal Slope Compensation**

A fundamental issue of current mode control is the stability problem when its duty-cycle is operated more than 50%. To stabilize the control loop, the slope compensation is needed in the traditional UC384X design by injecting the ramp signal from the RT/CT p in throug h a co upling cap acitor. In LD7575A, the internal slope compensation circuit has been implemented to simplify the external circuit design.

#### **On/Off Control**

The LD7575A can be controlled to turn off by pulling COMP pin to lower than 1.2V. The gate output pin of LD7575A will be disabled immediately under such condition. The off mode can be released when the pull-low signal is removed.

#### **Dual-Oscillator Green-Mode Operation**

There are many difference topolo gies has bee n implemented in different chips for the green-mode or power saving requir ements such as "bu rst-mode control", "skipping-cycle Mode", "variable off-time control "...etc. The basic operation theory of all these approaches intended to reduce the s witching cycles under light-load or no-load condition either by skipp ing some s witching pulses or reduce the switching frequency.

By using this dua I-oscillator control, the green-mode frequency can be well con trolled and further to avoid the generation of audible noise.

#### Over Load Protection (OLP)

To protect the circuit from the d amage d uring o ver load condition o r short co ndition, a smart OLP fun ction is implemented i n the L D7575A. Figure 1 7 s hows the waveforms of the OLP o peration. Un der such fa ult condition, the f eedback system will force the voltage loop

toward the saturation and thus pull the voltage on COMP pin (VCOMP) to h igh. Whenever the V COMP trips the OL P threshold 5.0 V and kee ps longer than 30 mS (when switching fre quency is 65K Hz), the protection is activated and then turns off the gate output to stop the switching of power circuit. The 30mS delay time is to prevent the false trigger from the power-on and turn-off transient.

A divid e-2 co unter is implemented to reduce the average power under OLP behavior. Whenever OLP is activ ated, the output is latched off and the divid e-2 counter starts to count the number of UVLO(o ff). The latch is released if the 2 nd UVLO(off) po int is co unted the n th e o utput is recovery to switching again.

By us ing su ch p rotection mechanism, the a verage in put power can be reduced to very low level so that the component temperature and stress can be controlled within the safe operating area.




Fig. 17

#### **OVP (Over Voltage Protection) on Vcc**

The Vgs ratings of the nowadays power MOSFETs are most with maximum 3 0V. To prevent the Vgs from the fault condition, LD7575A is implemented an OVP function on Vcc. Whenever the Vcc voltage is higher than the OVP threshold voltage, the output g ate drive circuit will be shutdown simultaneous thus to stop the switching of the power MOSFET until the next UVLO(on).





The Vcc OVP function in LD7575A is an auto-recovery type protection. If the OVP condition, usually caused by the feedback loop opened, is not released, the Vcc will tripped the OVP level again and re-shutdown the output. The Vcc is working as a hiccup mod e. Figure 18 shows its operation.

On the other hand, if the OVP condition is removed, the Vcc level will ge t back to normal lev el a nd th e ou tput is automatically returned to the normal operation.




Fig. 18

#### **Fault Protection**

A lot of protection features have been implemented in the LD7575A to prevent the power supply or adapter from being damaged caused by single fau It condition on the open or short condition on the pin of LD7575A. Under the conditions listed b elow, the gate out put will be of fimm ediately to protect the power circuit ---


- RT pin short to ground
- RT pin floating
- · CS pin floating

#### **Pull-Low Resistor on the Gate Pin of MOSFET**

In LD7575A, an anti-floating resistor is implemented on the OUT pin to p revent the output from a ny uncertain state which may causes the MOSFET working abnormally or false triggered-on. Howeve r, such de sign won't co ver the condition of disconnection of gate resistor Rg thus it is still strongly recommended to have a resistor connected on the

MOSFET gate terminal (as shown in figure 19) to provide extra protection for fault condition.

This ex ternal pull-low resistor is to prevent the MOSF ET from d amage during p ower-on und er the gate resis tor is disconnected. In su ch s ingle-fault cond ition, as show in figure 20, the re sistor R8 can provide a d ischarge path to avoid the MOSFET from being false-triggered by the current through the gate-to-drain capacitor Cgd. Therefore, the MOSFET is always pull-low and kept in the off-state whenever the gate resistor is disconnected or opened in any case.



LD7575 is with an internal pull-low resistor to prevent any floating condition.

Fig. 19








Fig. 20

#### Protection Resistor on the Hi-V Path

In some other Hi-V process and design, there may cause a parasitic SCR between HV pin, Vcc and GND. As shown in figure 21, a small negative spike on the HV p in may trigger this parasitic SCR and causes the latchup between Vcc and GND. And such latchup is easy to damage the chip because of the equivalent short-circuit which is induced by such latchup behavior.

Thanks to the Lea dtrend's proprietary Hi-V technology, there is no s uch p arasitic SCR in LD7 575A. F igure 22 shows the e quivalent circu it of LD7 575A's Hi-V structu re. So th at LD7 575A is with higher ca pability to su stain negative voltage than similar products. Ho wever, a 10K  $\Omega$  resistor is recommend ed to implement on the Hi-V path to

be p layed the role as a current limit resistor whenever a negative voltage is applied in any case.




Fig. 21





Fig. 22



## Reference Application Circuit --- 10W (5V/2A) Adapter

Pin < 0.15W when Pout = 0W & Vin = 264Vac

#### **Schematic**







#### **BOM**


P/N Co	mponent Value	Original
R1A N/	Α	
R1B N/	Α	
R4A 39	ΚΩ, 1206	
R4B 39	ΚΩ, 1206	
R6 2.	2Ω, 1206	
R7 10	Ω, 1206	
R8 10	KΩ, 1206	
R9 10	KΩ, 1206	
RS1 2.7	Ω, 1206, 1%	
RS2 2.7	Ω, 1206, 1%	
RT 10	0ΚΩ, 0805, 1%	
R51A 10	0Ω, 1206	
R51B 10	0Ω, 1206	
R52 2.4	9KΩ, 0805, 1%	
R53 2.4	9ΚΩ, 0805, 1%	
R54 10	0Ω, 0805	
R55 1K	Ω, 0805	
R56A 2.	7 KΩ, 1206	
R56B N/	A	
NTC1	5Ω, 3A	08SP005
FL1	20mH	UU9.8
T1 E	I-22	
L51	2.7μΗ	

P/N Co	mponent Value	Note		
C1 22	μF, 400V	L-tec		
C2	22μF, 50V	L-tec		
C4	1000pF, 1000V, 1206	Holystone		
C5 0.01	μF, 16V, 0805			
C51	1000pF, 50V, 0805			
C52	1000μF, 10V	L-tec		
C54 47	0μF, 10V	L-tec		
C55 0.02	22 μF, 16V, 0805			
CX1 0.1	μF X-ca	р		
CY1 22	00pF	Y-cap		
D1A	1N4007			
D1B 1N4	1007			
D1C 1N4	1007			
D1D 1N4	D1D 1N4007			
D2 PS10	12 R			
D4 1N40	07			
Q1	2N60B	600V, 2A		
CR51	SB540			
ZD51 6V	2C			
IC1 LD7	575 APS	SOP-8		
IC2	EL817B			
IC51	TL431	1%		
F1 25	0V, 1A			
Z1 N/A				



## **Package Information**


SOP-8



Cumbala	Dimensions in Millimeters		Dimensions in Inch	
Symbols	MIN	MAX MI	N M	AX
А	4.801	5.004 0.189	)	0.197
В	3.810	3.988 0.150	)	0.157
С	1.346	1.753 0.053	8	0.069
D	0.330	0.508 0.013	3	0.020
F	1.194	1.346 0.047		0.053
Н	0.178	0.229 0.007		0.009
I	0.102	0.254 0.004		0.010
J	5.791	6.198 0.228	8	0.244
М	0.406	1.270 0.016	<b>)</b>	0.050
θ	0°	8° 0°		8°



## Package Information DIP-8



Symbol	Dimension in Millimeters		Dimensio	ons in Inches
Symbol	Min	Max	Min	Max
A 9.0	17	10.160	0.355	0.400
B 6.0	96	7.112	0.240	0.280
С		5.334	0.2	10
D	0.356	0.584 0.0	14 0.0	23
E	1.143	1.778 0.0	45 0.0	70
F	2.337	2.743 0.0	92 0.1	08
I 2.9	21	3.556	0.115	0.140
J 7.3	66	8.255	0.29	0.325
L 0.3	81		0.015	

#### **Important Notice**

Leadtrend Technology Corp. reserves the right to make changes or corrections to its products at any time without notice. Customers should verify the datasheets are current and complete before placing order.

0





## **Revision History**

Rev. Da te Change Notice		Change Notice
00	1/8/2007	Original Specification.
00a	11/29/2007	Green Package option.