

5/30/2010

Transition-Mode PFC Controller with Fault Condition Protection

REV. 00

General Description

The LD7591S is a voltage mode PFC controller operating in transition mode, with several integrated functions of protection, such as OVP, OCP, and Brown-in protection. It reduces the components counts and is available in a SOP-8 or DIP-8 package. Those make it an ideal design for low cost applications.

It provides functions of low startup current, over voltage protection, open feedback protection, disable function, over current protection, under voltage lockout and integrated LEB of current sensing. Unlike the traditional current mode PFC controller, LD7591S is free from extra rectified AC line voltage information to minimize the power loss.

The LD7591S will be disabled if INV pin voltage falls below 0.45V and the operating current rises over $65\mu A$

Features

- Transition mode of PFC pre-regulator
- Voltage mode control
- Programmable max. on-time
- Low Startup Current (<30μA)
- UVLO (Under Voltage Lockout)
- LEB (Leading-Edge Blanking) on CS Pin
- Open-Feedback Protection and Disable Function
- OVP (Over Voltage Protection)
- OCP (Cycle by cycle current limiting)
- 800/-1200mA Driving Capability
- Internal OTP function

Applications

- Adaptor of Output above 65W.
- Open Frame Switching Power Supply
- LCD TV Power Supply
- LED Power Supply









Pin Configuration



Year code (D:2004, E:2005...) Week code Production code

Ordering Information

Part number	Package		Top Mark	Shipping
LD7591S GS	SOP-8	Green package	LD7591SGS	2500 /tape & reel
LD7591S GN	DIP-8	Green package	LD7591SGN	3600 /tube /Carton

YY: WW:

PP:

Pin Descriptions

Pin	NAME	FUNCTION
1	INV	Output voltage feed back control
2	RAMP	Ramp generator, connecting a resistor to GND pin to set the saw tooth signal
3	COMP	Output of the error amplifier for voltage loop compensation to achieve stable
4	CS	Current sense pin, connect it to sense MOSFET current for OCP
5	ZCD	Zero crossing detection for input signal
6	GND	Ground
7	OUT	Gate drive output to drive the external MOSFET
8	VCC	Power source VCC pin

Recommended Operating Conditions

Item	Min.	Max.	Unit
Comp pin capacitor	0.1	4.7	μF
RAMP pin resistor	4.7k	100k	Ω



LD7591S





Absolute Maximum Ratings

Supply Voltage VCC	-0.3V ~26V
OUT	-0.3V ~VCC +0.3V
COMP, INV, CS, RAMP	-0.3V ~7V
ZCD DC Voltage	-0.3 ~7V
ZCD Negative Pulse Voltage (Duration Time < 50µS)	-1V
ZCD Pin Clamping Current	±4mA
Maximum Junction Temperature	150°C
Operating Junction Temperature Range	-40°C to 125°C
Operating Ambient Temperature Range	-40°C to 85°C
Storage Temperature Range	-65°C to 150°C
Package Thermal Resistance (SO-8, θ_{JA})	160°C/W
Package Thermal Resistance (DIP-8, θ_{JA})	100°C/W
Power Dissipation (SOT-8,)	400mW
Power Dissipation (DIP-8,)	650mW
Lead temperature (Soldering, 10sec)	260°C
ESD Voltage Protection, Human Body Model	2.5 KV
ESD Voltage Protection, Machine Model	250 V
Gate Output Current	800mA/-1200mA

Caution:

Stresses beyond the ratings specified in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.



Electrical Characteristics

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Supply Voltage (VCC Pin)					
Startup Current	VCC <uvlo on<="" td=""><td></td><td>20</td><td>30</td><td>μA</td></uvlo>		20	30	μA
	V _{COMP} =0V		2.0		mA
Operating Current	V _{COMP} =3V		2.5		mA
(with 1nF load on OUT pin)	V _{CC} OVP		0.45		mA
	V _{INV} =0V		65	95	μA
UVLO (off)		7.5	8.5	9.5	V
UVLO (on)		11.0	12.0	13.0	V
VCC OVP Level		19.5	21	22.5	V
Error Amplifier (Comp Pin)					
Feedback Input Voltage, V _{REF}		2.465	2.500	2.535	V
Input Bias Current	V _{INV} =1V~4V	-0.5		0.5	μA
Transconductance			140		μmho
Output Sink Current	V _{INV} = V _{REF} +0.1V		14		μA
Output Source Current	V _{INV} = V _{REF} -0.1V		-14		μΑ
Output Source Current	V _{INV} = V _{REF} -0.5V		-200		μA
Output Upper Clamp Voltage	V _{INV} = V _{REF} -0.1V	5.4	5.9	6.4	V
Burst Mode COMP pin Threshold			0.95		V
voltage	Hysteresis		50		mV
INV pin	1		r.	T	T
OVP Trip Level		2.62	2.675	2.73	V
	OVP Hysteresis		0.175		V
Enable Threshold Voltage	Enchla Uvetorogia	0.4	0.45	0.5	V
Current Sensing (CS Pin)			0.1		v
Current Sense Input Threshold Voltage		0.45	0.5	0.55	V
	$\gamma = 0 \gamma = 1 \gamma$	0.45	0.5	1.0	v
	V _{CS} -0V~IV	0	250	1.0	μA
Zero Current Detector (ZCD Pin)			200		113
Linner Clamp Voltage			6.0		V
Lower Clamp Voltage			-0.7		V
		0.05	0.1	0.15	v V
Input Voltage Threshold	Hustorosis	0.00	0.1	0.15	v V
Input bias current		0.0	1.0		
		0.0	250		μΑ



PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Maximum ON-Time, Ton-max (Ramp	Pin)				
Maximum On Time Voltage	R _{RAMP} =40.5K	2.784	2.900V	3.016	V
Maximum On Time Programming	R _{RAMP} =40.5K	19	24	29	μS
Maximum On Time	$R_{RAMP} \ge 100K$		40		μS
Minimum OFF-Time					
Minimum OFF-Time			1		μS
			0.10		Ton-
			0.10		max
Gate Drive Output (OUT Pin)					
Output Low Level	V _{CC} =12V, I _{SINK} =20mA			0.5	V
Output High Level	V _{CC} =12V, I _{SOURCE} =20mA	9		12	V
Output High Clamp Level	V _{CC} =18V		13		V
Rising Time	V _{CC} =12V, CL=1000pF		75	150	ns
Falling Time	V _{CC} =12V, CL=1000pF		25	100	ns
Starter					
Start Timer Period		50	150	300	μS
OTP (Over Temp. Protection)					
OTP Trip level			140		°C
OTP Hysteresis			30		°C



LD7591S





LD7591S





Application Information

Operation Overview

The LD7591S is an excellent voltage mode PFC controller. It meets the IEC61000-3-2 requirement and is intended for the use in those pre-regulator that demand low power harmonics distortion. It integrated more functions to reduce the external components counts and the size. Its major features are described as below.

Under Voltage Lockout (UVLO)

An UVLO comparator is implemented in it to detect the voltage over VCC pin. It would assure the supply voltage enough to turn on the LD7591S PFC controllers and further to drive the power MOSFET. As shown in Fig. 12, a hysteresis is built in to prevent shutdown from voltage dip during start up. The turn-on and turn-off threshold level are set at 12.0V and 8.5V, respectively.





Startup Current and Startup Circuit

The typical startup circuit to generate the LD7591S Vcc is shown in Fig. 13. During the startup transient, the Vcc is lower than the UVLO threshold thus there is no gate pulse produced from LD7591S to drive power MOSFET. Therefore, the current through R1 will provide the startup current and to charge the capacitor C1. Whenever the Vcc voltage is high enough to turn on the LD7591S and further to deliver the gate drive signal, the supply current is provided from the auxiliary winding of the PFC choke. Lower startup current requirement on the PFC controller will help to increase the value of R1 and then reduce the power consumption on R1. By using CMOS process and the special circuit design, the maximum startup current of LD7591S is only 30μ A. If a higher resistance value of R1 is determined, it usually takes more time to start up. To carefully select the value of R1 and C1 will optimize the power consumption and startup time.



Output Voltage Setting

The LD7591S monitors the output voltage signal at INV pin through a resistor divider pair Ra and Rb. A transconductance amplifier is used instead of the conventional voltage amplifier. The transconductance amplifier (voltage controlled current source) aids the implementation of OVP and disables function. The output current of the amplifier changes according to the voltage difference of the inverting and non-inverting input of the amplifier. The output voltage of the amplifier is compared with the internal ramp signal to generate the turn-off signal. The output voltage is determined by the following relationship.

$$V_{OUT} = 2.5V(1 + \frac{Ra}{Rb})$$

10

Where Ra and Rb are top and bottom feedback resistor values (as shown in the Fig.14).

Deadtrend 通嘉科技

LD7591S





OVP and Disable on INV pin

To prevent over voltage of output capacitor from the fault condition, LD7591S is implemented with OVP function over INV pin. As soon as INV voltage is above OVP threshold voltage of 2.675V, the output gate drive circuit will be shutdown simultaneously thus to stop the switching of the power MOSFET until the INV pin falls to 2.5V. The OVP function of LD7591S is of auto-recovery type protection. The Fig. 15 shows the operation. On the other hand, if the OVP condition is removed, the Vcc level will get back to normal level and the output will resume normal operation.

The disable comparator will cease the operation of the LD7591S once the voltage of the inverting input is below 0.35V with 100mV hysteresis. An external small signal MOSFET can also be used to disable the IC, referring to Fig. 14. Soon after the IC is disabled, the operating current will decrease below 65µA to reduce power consumption.

Zero Current Detection (ZCD)

Fig. 16 shows the typical ZCD-block. The Zero Current Detection block will switch on the external MOSFET as the current through the boost inductor drops to zero in using an auxiliary winding coupled with the inductor. This feature allows transition-mode operation. If the voltage of the ZCD pin rises above 0.2V, the ZCD comparator will not turn on the MOSFET until the voltage drops below 0.1V. The ZCD pin is protected internally through two clamps, 6.0V-high clamp and -0.7V-low clamp. The 150µs timer generates a MOSFET turn-on signal if the driver output stays at low level for more than 150µs since the falling edge of the driver output.





Fig. 17 shows typical ZCD-related waveforms. Rz1 will produce some delay because of the capacitance carried by ZCD pin, it therefore delay the turn-on time accordingly. The switch will be turned on when the inductor current reaches zero; because of the structure of the ZCD delay, it will be turned on after some delay time. During this delay time, the stored charge of the COSS (MOSFET output capacitor) will be discharged through the path indicated in Fig. 18. This charge is transferred into a small filter capacitor $C_{IN}1$, which is connected to the bridge diode. Therefore, there is no current flowing from the input side. That is, the input current I_{IN} is zero during this period. In order to reduce the negative current flowing to the internal diode, a larger resistance of R_{Z1} over $47k\Omega$ is recommended.







Ramp Generator Block

The output of the gm error amplifier and the output of the ramp generator block are compared to determine the MOSFET on time, as shown in Fig. 19. The slope of the ramp is determined by an external resistor connected to the RAMP pin. The voltage of the RAMP pin is 2.9V and the slope is proportional to the current flowing out of the RAMP pin. The internal ramp signal has a 1V offset; therefore, the drive output will be shut down if the voltage of the COMP pin is lower than 0.95V. The programmed on-time will be at its maximum when the COMP pin is open. The COMP pin open voltage is about 5.4~6.6V. According to the slope of the internal ramp, the maximum on-time can be programmed. The necessary maximum on-time will be achieved depending on the boost inductor, lowest AC line voltage, and maximum output power. The resistor value should be designed properly. The maximum on-time can be obtained from below



 $T_{ON-Time(MAX)} = \frac{R_{RAMP}}{1.58 \cdot 10^9}$

Leadtrend Technology Corporation www.leadtrend.com.tw LD7591S-DS-00 May 2010



Output Drive Stage

An output stage of a CMOS buffer, with typical 800mA/-1200mA driving capability, is incorporated to drive a power MOSFET directly. The output voltage is clamped at 13V to protect the MOSFET gate even when the VCC voltage is higher than 13V.

Current Sensing and Leading-edge Blanking

The typical voltage mode of PFC controller feedbacks the voltage signals to close the control loop and achieve regulation. The LD7591S detects the primary MOSFET current from the CS pin, which is for the pulse-by-pulse current limit. The maximum voltage threshold of the current sensing pin is set at 0.5V. From above, the MOSFET peak current can be obtained from below.

$I_{\text{PEAK}(\text{MAX})} = \frac{0.5\text{V}}{\text{R}_{\text{S}}}$

A 250ns leading-edge blanking (LEB) time on CS pin is included to prevent the false-triggering from the current spike. The R-C filter may be eliminated in some low power applications, such as the pulse width of the turn-on spikes is below 250ns and the negative spike on the CS pin is below -0.3V.

However, the pulse width of the turn-on spike is determined according to the output power, circuit design

and PCB layout. It is strongly recommended to adopt a smaller R-C filter for higher power application to avoid the CS pin being damaged by the negative turn-on spike.





Fault Protection

There are several critical protections integrated in the LD7591S to prevent the power supply or adapter from being damaged. Those damages usually come from open or short condition on the pins of LD7591S.

Under the conditions listed below, the gate output will turn off immediately to protect the power circuit ---

- 1. Ramp pin short to ground
- 2. Ramp pin floating
- 3. CS pin floating









Package Information SOP-8



	Dimensions in Millimeters		Dimensions in Inch		
Symbols	MIN	МАХ	MIN	МАХ	
А	4.801	5.004	0.189	0.197	
В	3.810	3.988	0.150	0.157	
С	1.346	1.753	0.053	0.069	
D	0.330	0.508	0.013	0.020	
F	1.194	1.346	0.047	0.053	
Н	0.178	0.229	0.007	0.009	
Ι	0.102	0.254	0.004	0.010	
J	5.791	6.198	0.228	0.244	
М	0.406	1.270	0.016	0.050	
θ	0°	8°	0°	8°	

Package Information

DIP-8



Symbol	Symbol Dimension in r		Dimensio	sions in inches	
Gymbol	Min	Max	Min	Max	
А	9.017	10.160	0.355	0.400	
В	6.096	7.112	0.240	0.280	
С		5.334		0.210	
D	0.356	0.584	0.014	0.023	
E	1.143	1.778	0.045	0.070	
F	2.337	2.743	0.092	0.108	
Ι	2.921	3.556	0.115	0.140	
J	7.366	8.255	0.29	0.325	
	0.381		0.015		

Important Notice

Leadtrend Technology Corp. reserves the right to make changes or corrections to its products at any time without notice. Customers should verify the datasheets are current and complete before placing order.

Revision History

Rev.	Date	Change Notice
00	5/30/2010	Original Specification