

# High Voltage Green-Mode PWM Controller with Over Temperature Protection

Rev. 00

### **General Description**

The LD7750H integrates several functions of protections, and EMI-improved solution in a SOP-8/or DIP-8 package to minimize the component counts and the circuit space.

The device provides functions of low startup current, green-mode power-saving operation, leading-edge blanking of the current sensing and internal slope compensation. Also, the LD7750H features more protections like OLP (Over Load Protection), OVP (Over Voltage Protection), and OTP (Over Temperature Protection) to prevent the circuit being damaged under the abnormal conditions. The LD7750H features built-in latch function for OVP on Vcc pin and OLP.

Furthermore, the LD7750H features frequency swapping to depress radiation noise, providing an excellent solution for EMI filter design.


#### **Features**

- High-Voltage (500V) Startup Circuit
- Current Mode Control
- Green Mode Control
- UVLO (Under Voltage Lockout)
- LEB (Leading-Edge Blanking) on CS Pin
- Internal Frequency Swapping
- Internal Slope Compensation
- Internal Over Current Protection
- OVP (Over Voltage Protection) on Vcc
- OLP (Over Load Protection)
- External OTP through a NTC
- 500mA Driving Capability

#### **Applications**


- Switching AC/DC Adaptor and Battery Charger
- Open Frame Switching Power Supply
- LCD Monitor/TV Power

## **Typical Application**





## **Pin Configuration**



## **Ordering Information**

Part number	Switching Freq.	i	Package	Top Mark	Shipping
LD7750H GS	65kHz	SOP-8	Green package	LD7750H GS	2500 /tape & reel
LD7750H GR	65kHz	SOP-7	Green package	LD7750H GR	2500 /tape & reel
LD7750H GN	65kHz	DIP-8	Green package	LD7750H GN	3600 /tube /Carton

The LD7750H is ROHS compliant.


### **Protection Mode**

Switching Freq.	VCC OVP	OLP	OTP Pin
65kHz	Latch	Latch	Latch

## **Pin Descriptions**

SOP-8 DIP-8	SOP-7	NAME	FUNCTION
1	1	ОТР	Pulling this pin below 0.95V will shutdown the controller to enter into latch mode until the AC powers on again. Connect a NTC between this pin and ground to achieve OTP protection function. Let this pin float to disable the latch protection.
2	2	COMP	Voltage feedback pin. By connecting a photo-coupler to close the control loop can achieve the regulation.
3	3	CS	Current sense pin, for sensing the MOSFET current.
4	4	GND	Ground.
5	5	OUT	Gate drive output to drive the external MOSFET.
6	6	VCC	Supply voltage pin.
7		NC	Unconnected Pin.
8	8	HV	Connect this pin to a positive terminal of bulk capacitor to provide the startup current for the controller. As Vcc voltage trips the UVLO(on), this HV loop will be turned off to reduce the power loss on the startup circuit.









## **Absolute Maximum Ratings**

Supply Voltage VCC	-0.3V~30V
High-Voltage Pin, HV	-0.3V~500V
COMP,OTP, CS	-0.3 ~7V
OUT	-0.3 ~Vcc+0.3
Maximum Junction Temperature	150°C
Operating Ambient Temperature	-20°C to 85°C
Operating Junction Temperature	-40°C to 125°C
Storage Temperature Range	-65°C to 150°C
Package Thermal Resistance (SOP-7/ SOP-8)	160°C/W
Package Thermal Resistance (DIP-8)	100°C/W
Power Dissipation (SOP-7/ SOP-8, at Ambient Temperature = 85°C)	400mW
Power Dissipation (DIP-8, at Ambient Temperature = 85°C)	650mW
Lead temperature (Soldering, 10sec)	260°C
ESD Voltage Protection, Human Body Model (except HV Pin)	2.5KV
ESD Voltage Protection, Machine Model	250V
Gate Output Current	500mA

#### Caution:

Stresses beyond the ratings specified in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.





### **Electrical Characteristics**

 $(T_A = +25^{\circ}C \text{ unless otherwise stated}, V_{CC}=15.0V)$ 

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
High-Voltage Supply (HV Pin)					
High-Voltage Current Source	V <sub>CC</sub> < UVLO(on), HV=500V	0.5	1.0	1.5	mA
Off-State Leakage Current	V <sub>CC</sub> > UVLO(off), HV=500V			35	μА
Supply Voltage (Vcc Pin)					
Startup Current		200	320	400	μА
	V <sub>COMP</sub> =0V		1.2		mA
Operating Current	V <sub>COMP</sub> =3V,		2.3		mA
(with 1nF load on OUT pin)	OLP tripped		0.63		mA
	OVP tripped, VCC=OVP		0.72		mA
UVLO (off)		9.0	10.0	11.0	V
UVLO (on)		15.0	16.0	17.0	V
OVP Level		25.0	26.0	27.0	V
Voltage Feedback (COMP Pin)					
Short Circuit Current	V <sub>COMP</sub> =0V	0.20	0.26	0.32	mA
Open Loop Voltage	COMP pin open	5.5	6.0		V
Green Mode Threshold VCOMP			2.75		V
Zero Duty			2.0		V
Current Sensing (CS Pin)	·				
Maximum Input Voltage, Vcs_off		0.80	0.85	0.90	V
Leading Edge Blanking Time			250		ns
Input impedance		1			MΩ
Delay to Output			100		ns
Oscillator for Switching Frequence	sy				
Frequency		61.0	65.0	69.0	kHz
Green Mode Frequency			20		kHz
Trembling Frequency			±4		kHz
Temp. Stability	-20°C~85°C		5		%
Voltage Stability	(V <sub>CC</sub> =11V-25V)			1	%
OTP Pin Latch Protection (OTP Pi	n)				
OTP Pin Source Current		92	100	108	μА
Turn-On Trip Level		1.00	1.05	1.10	V
Turn-Off Trip Level		0.90	0.95	1.0	V
De-latch V <sub>CC</sub> Level	(PDR, Power Down Reset)		8.0		V






#### **Electrical Characteristics**

 $(T_A = +25^{\circ}C \text{ unless otherwise stated}, V_{CC}=15.0V)$ 

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Gate Drive Output (OUT Pin)	Gate Drive Output (OUT Pin)					
Output Low Level	V <sub>CC</sub> =15V, Io=20mA			1	V	
Output High Level	V <sub>CC</sub> =15V, Io=20mA	9			V	
Rising Time	Load Capacitance=1000pF		100	160	ns	
Falling Time	Load Capacitance=1000pF		30	60	ns	
OLP (Over Load Protection)						
OLP Trip Level		4.8	5.0	5.2	V	
OLP Delay Time			64		ms	
Soft Start Duration						
Soft Start Duration			4		ms	
On Chip OTP (Internal Over Temperature Protection, Auto-Recovery)						
OTP Level			140		°C	
OTP Hysteresis			30		°C	










# **LD7750H**





#### **Application Information**

#### **Operation Overview**

As green power requirements become a trend and the power saving gets more and more important for the switching power supplies and switching adaptors, the traditional PWM controllers are not able to support such new requirements. Furthermore, the cost and size limitations force PWM controllers to be more powerful by integrating more functions and, thus, reducing the external part count. LD7750H is designed for such application to provide an easy and cost effective solution. Its detail features are described as below.


# Internal High-Voltage Startup Circuit and Under Voltage Lockout (UVLO)

Traditional circuits power on the PWM controller through a startup resistor to constantly provide current from a rectified voltage to the capacitor connected to Vcc pin. Nevertheless, this startup resistor was usually of larger resistance, and it therefore consumed more power and required longer time to start up.

To achieve an optimized topology, as shown in Fig. 13, The LD7750H is built in with high voltage startup circuit to optimize the power saving. During the startup sequence, a high-voltage current source sinks current from  $C_{BULK}$  capacitor to provide the startup current as well as to charge the Vcc capacitor C1. During the initialization of the startup, Vcc voltage is lower than the UVLO(off) threshold thus the current source is on to supply a current of 1mA. Meanwhile, as the Vcc current consumed by the LD7750H is as low as  $320\mu A$  thus most of the HV current is utilized to charge the Vcc capacitor. By using such configuration, the turn-on delay time will be almost the same no matter whether operation condition is under low-line or high-line.


When Vcc voltage reaches UVLO(on) threshold, the LD7750H is powered on to start issuing the gate drive signal, the high-voltage current source is then disabled, and the Vcc supply current will be only provided from the auxiliary winding of the transformer. Therefore, the power loss on the startup circuit beyond the startup period can be eliminated and the power saving can be easily achieved. In general application, a  $39 \text{K}\Omega$  resistor is still recommended to be placed in high voltage path to limit the current if there is a negative voltage applying in any case.

An UVLO comparator is included to detect the voltage on the  $V_{CC}$  pin to ensure the supply voltage is high enough to power on the LD7750H PWM controller and in addition to drive the power MOSFET as well. As shown in Fig. 14, a Hysteresis is provided to prevent the shutdown caused by the voltage dip during startup. The turn-on and turn-off threshold levels are set at 16V and 10.0V, respectively.









# **Current Sensing, Leading-edge Blanking** and the Negative Spike on CS Pin

The typical current mode PWM controller feeds back both current signal and voltage signal to close the control loop and achieve regulation. The LD7750H detects the primary MOSFET current from the CS pin, which is not only for the peak current mode control but also for the pulse-by-pulse current limit. The maximum voltage threshold of the current sensing pin is set as 0.85V. Thus the MOSFET peak current can be calculated as:

$$I_{PEAK(MAX)} = \frac{0.85V}{R_S}$$

A 250nS leading-edge blanking (LEB) time is included in the input of CS pin to prevent false-trigger caused by the current spike. For low power application, if the total pulse width of the turn-on spike is less than 250nS and the negative spike on the CS pin is not as low as -0.3V, the R-C filter (as shown in Fig.15) can be eliminated.

However, the total pulse width of the turn-on spike is related to the output power, circuit design and PCB layout.

Nevertheless, it is strongly recommended to add a small R-C filter (as shown in Fig. 16) for higher power applications to avoid the CS pin being damaged by the negative turn-on spike.

#### **Output Stage and Maximum Duty-Cycle**

An output stage of a CMOS buffer, with typical 500mA driving capability, is incorporated to drive a power MOSFET directly. And the maximum duty-cycle of LD7750H is limited to 75% to avoid the transformer saturation.

#### Voltage Feedback Loop

The voltage feedback signal is provided from the TL431 in the secondary side through the photo-coupler to the COMP pin of LD7750H. The input stage of LD7750H, like the UC384X, is incorporated with 2 diodes voltage offset circuit and a voltage divider with 1/3 ratio. Therefore,

$$V_{+(PWM_{COMPARATOR})} = \frac{1}{3} \times (V_{COMP} - 2V_{F})$$

A pull-high resistor is embedded internally and thus an external one is not required.

#### **Oscillator and Switching Frequency**

The LD7750H is implemented with Frequency Swapping function which helps the power supply designers to both optimize EMI performance and lower system cost. The switching frequency substantially centers at 65KHz, and swap between a range of  $\pm 4$ KHz.








Fig. 15




Fig. 16

#### **Internal Slope Compensation**

Stability is crucial for current mode control when it operates at more than 50% of duty-cycle. To stabilize the control loop, the slope compensation is required in the traditional UC384X design by injecting the ramp signal from the RT/CT pin through a coupling capacitor. In the LD7750H, the internal slope compensation circuit has been implemented to simplify the external circuit design.

#### **On/Off Control**

The LD7750H can be turned off by pulling COMP pin to lower than 2.0V. The gate output pin of LD7750H will be disabled immediately under such condition. The off-mode can be released when the pull-low signal is removed.

#### **Green-Mode Operation**


By using the green-mode control, the switching frequency can be reduced under the light load condition. This feature helps to improve the efficiency in light load conditions. The green-mode control is Leadtrend Technology's own IP.

#### Over Load Protection (OLP) - Latch mode

The LD7750H features latch mode of smart OLP protection. Figure 17 shows the waveform under fault condition. The feedback system will force the voltage loop toward the saturation and thus pull the voltage high on COMP pin (VCOMP). When the VCOMP ramps up to the OLP threshold of 5.0V and stays for longer than OLP delay time, the protection will be activated and then latch off the gate output to stop switching of the power circuit. The delay time is to prevent the false-triggering from power-on, turn-off transient and peak load condition. As soon as the over load condition is removed, the controller will be kept latched until the Vcc drops lower than 8V. It is necessary to start another AC power-on recycling to get the output back.







## OVP (Over Voltage Protection) on Vcc-Latched Mode Protection

The  $V_{GS}$  ratings of the nowadays power MOSFETs are mostly with 30V maximum. To protect the  $V_{GS}$  from the fault condition, LD7750H is implemented with OVP function on Vcc. Whenever the Vcc voltage is larger than the OVP threshold voltage, the output gate drive circuit will be shut down simultaneously and stop switching of the power MOSFET.

The Vcc OVP function in LD7750H is latch off type protection. If the OVP condition (usually caused by the feedback loop opened) is tripped, the Vcc will not recover until ac power turn off. Figure 18 shows its operation. The Vcc of LD7750H will drop down due to ac power turn off. The de-latch level of OVP is defined by internal PDR. Over voltage protection could be released after Vcc lower than PDR level.

#### **OTP Pin --- Latched Mode Protection**

To protect the power circuit from damage due to system failure, over temperature protection (OTP) is required. The OTP circuit is implemented to sense a hot-spot of power circuit like power MOSFET or output rectifier. It can be easily achieved by connecting a NTC with OTP pin of LD7750H. As the device temperature or ambient temperature rises, the resistance of NTC decreases. So, the voltage on the OTP pin could be written as below.


$$V_{OTP} \, = 100 \mu A \cdot R_{NTC}$$

When the  $V_{OTP}$  is less than the defined threshold voltage (typical 0.95V), LD7750H will shutdown the gate output and then latch the power supply off. The controller will remain latched unless the Vcc drops below 8V (power down reset) and the fault condition is removed at the same time. There are 2 conditions required to restart it successfully. First, cool down the circuit so that NTC resistance will increase and raise  $V_{OTP}$  above 1.05V. Then,





remove the AC power cord and restart AC power-on recycling. The detailed operation is depicted in Fig. 19.



# Pull-Low Resistor on the Gate Pin of MOSFET

An anti-floating resistor is built in with the OUT pin to prevent the output from any uncertain state. Otherwise, it may cause the MOSFET to work abnormally or mis-trigger. However, such design won't cover the condition of disconnection between the OUT pin and the gate terminal for the MOSFET. Thus it is still strongly recommended to have a resistor connected at the MOSFET gate terminal (as shown in Fig. 20) to provide extra protection for fault conditions.

This external pull-low resistor is to prevent the MOSFET from damage during power-on when the gate resistor  $R_g$  is disconnected. In such a fault condition, as show in Fig.

21, the resistor R8 can provide a discharge path to avoid the MOSFET from being falsely triggered by the current through the gate-to-drain capacitor  $C_{GD}$ . Therefore, the MOSFET should be always pulled-low to persist in off-state.




Fig. 20




Fig. 21





#### Protection Resistor on the Hi-V Path

In some other Hi-V processes and designs, there may be a parasitic SCR between HV pin, Vcc and GND. As shown in Fig. 22, a small negative spike on the HV pin may trigger this parasitic SCR and cause latchup between Vcc and GND. And such latchup will easily damage the chip because of the equivalent short-circuit induced.

With the Leadtrend's proprietary Hi-V technology, there is no such parasitic SCR in LD7750H. Fig. 23 shows the equivalent circuit of LD7750H's Hi-V structure. The LD7750H has higher capability to sustain negative voltage than similar products. Nevertheless, a  $39 \mathrm{K}\Omega$  resistor is recommended to implement on the Hi-V path as a current limit resistor no matter what negative voltage is present in any situation.






Fig. 22














## Package Information SOP-7




	Dimensions i	n Millimeters	Dimensio	ns in Inch
Symbols	MIN	MAX	MIN	MAX
Α	4.801	5.004	0.189	0.197
В	3.810	3.988	0.150	0.157
С	1.346	1.753	0.053	0.069
D	0.330	0.508	0.013	0.020
F	1.194	1.346	0.047	0.053
Н	0.178	0.229	0.007	0.009
I	0.102	0.254	0.004	0.010
J	5.791	6.198	0.228	0.244
M	0.406	1.270	0.016	0.050
θ	0°	8°	0°	8°





# Package Information SOP-8




	Dimensions i	n Millimeters	Dimensio	ns in Inch
Symbols	MIN	MAX	MIN	MAX
Α	4.801	5.004	0.189	0.197
В	3.810	3.988	0.150	0.157
С	1.346	1.753	0.053	0.069
D	0.330	0.508	0.013	0.020
F	1.194	1.346	0.047	0.053
Н	0.178	0.229	0.007	0.009
I	0.102	0.254	0.004	0.010
J	5.791	6.198	0.228	0.244
М	0.406	1.270	0.016	0.050
θ	0°	8°	0°	8°



## **Package Information**

DIP-8



Symbol	Dimension	n in Millimeters	Dimensions in Inche	
Cyllibol	Min	Max	Min	Max
Α	9.017	10.160	0.355	0.400
В	6.096	7.112	0.240	0.280
С		5.334		0.210
D	0.356	0.584	0.014	0.023
Е	1.143	1.778	0.045	0.070
F	2.337	2.743	0.092	0.108
I	2.921	3.556	0.115	0.140
J	7.366	8.255	0.29	0.325
L	0.381		0.015	

#### **Important Notice**

Leadtrend Technology Corp. reserves the right to make changes or corrections to its products at any time without notice. Customers should verify the datasheets are current and complete before placing order.





## **Revision History**

Rev.	Date	Change Notice
00	3/8/2011	Original Specification