

## Primary-Side PWM Power Switch with CV/CC Operation

### Ver. 00 General Description

The LD7921 integrated a 700V power MOSFET and a primary-side feedback PWM controller with CV/CC operation in a SOP-6/DIP-7 package. The LD7921 is designed for low power adapter/charger and LED lighting applications. It minimizes the components counts and is available in tiny packages. Those make it an ideal design for low cost applications.

The LD7921 provides constant voltage, constant current (CV/CC) operation requiring neither photo-coupler nor secondary control circuit. Also, the LD7921 features OTP (Over Temperature Protection) and OVP (Over Voltage Protection) to prevent the circuit from being damaged under abnormal conditions.


#### **Features**

- Built-in 700V Power MOSFET
- Primary-side Feedback Control
- Constant Current Control
- Built-in Load Regulation Compensation
- Built-in Primary Winding Inductance Compensation
- Low Startup Current (<16μA)</li>
- Current Mode Control with Cycle-by-Cycle Current Limit
- Green Mode Control
- UVLO (Under Voltage Lockout)
- LEB (Leading-Edge Blanking) on CS Pin
- OVP (Over Voltage Protection) on Vcc
- OTP (Over Temperature Protection)

## **Applications**


- AC-DC Adapter and Charger
- AC-DC LED Lighting

## **Typical Application**





## **Pin Configuration**



## **Ordering Information**

Part number	Package	Top Mark	Shipping
LD7921 GV	SOP-6	LD7921GV	2500 /tape & reel
LD7921 GM7	DIP-7	LD7921GM7	3600/ Tube/ Carton

The LD7921 is green packaged.

## **Pin Descriptions**


SOP-6 PIN	DIP-7 PIN	NAME	FUNCTION	
1	1	FB	Voltage Feedback Sense. This pin detects the output voltage information based on voltage of auxiliary winding.	
2	2	COMP	Output of the error amplifier for voltage compensation	
3	3	GND	Ground of the controller	
4	4	S	Source of internal power MOSFET, connecting a sense resistor to ground.	
5	5	Drain	Drain terminal of the internal power MOSFET	
	6	Drain	Drain terminal of the internal power MOSFET	
8	8	VCC	Power supply to Vcc	





Output Po	ower Table &	& De-ratin	g Curve

Draduat	Dunin Comment	Dunin Comment	Dda(an) *	230VAC ± 15% **		90~264VAC **	
Product	Drain Current	Rds(on) *	Adapter	Open Frame	Adapter	Open Frame	
LD7921	1A	10.7Ω	6~7W	8~9W	5~6W	6~7W	




<sup>\*</sup>Typ.@25°C,  $V_{CC}$ =12V Drain Current=0.5A

## **Recommended Operating Conditions**

Item	Min.	Max.	Unit
Supply Voltage Vcc	9	24	V
Start-up capacitor	2.2	22	μF

<sup>\*\*</sup>Calculated maximum Input Power Rating at Ta=25°C









## **Absolute Maximum Ratings**

Supply Voltage VCC,	-0.3 ~29V
Drain	-0.3~700V
COMP, FB, S	-0.3 ~6V
Maximum Junction Temperature	150°C
Peak Pulse drain current1, TC=25°C	1.0A
Total Power Dissipation of SOP-6, Ta=25°C	1.1W
Total Power Dissipation of DIP-7, Ta=25°C	1.2W
Package thermal resistance (SOP-6), θJA	90°C /W <sup>2</sup>
Package thermal resistance (DIP-7), θJA	80°C/W <sup>2</sup>
Operating Ambient Temperature	-40°C to 85°C
Operating Junction Temperature	-40°C to 125°C
Storage Temperature Range	-65°C to 150°C
Lead temperature (Soldering, 10sec)	260°C
ESD Voltage Protection, Human Body Model (Exclusive Drain Pin)	2.5 KV
ESD Voltage Protection, Machine Model (Exclusive Drain Pin)	250 V

- 1. Repetitive rating: Pulse width limited by maximum junction temperature
- 2. w/o heat-sink, under natural convection

#### Caution:

Stresses beyond the ratings specified in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.



## **Electrical Characteristics**

 $(T_A = +25^{\circ}C \text{ unless otherwise stated, } V_{CC}=15.0V)$ 

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage (Vcc Pin)					
Startup Current			10	16	μА
0	V <sub>COMP</sub> =0V		1.8		mA
Operating Current	V <sub>COMP</sub> =3.6V,		3.0		mA
	OVP tripped		0.65		mA
UVLO (off)		7.0	8	9	V
UVLO (on)		15	16	17	V
V <sub>CC</sub> OVP Level		25	26	27	V
Error Amplifier (CV mode, Comp pi	n, FB pin)				
Reference Voltage, V <sub>REF</sub>		2.47	2.500	2.53	V
Transconductance			140		μmho
Output Sink Current	$V_{FB}$ =3.2V, $V_{COMP}$ =2.5V		75		μА
Output Source Current	V <sub>FB</sub> =1.8V, V <sub>COMP</sub> =2.5V		-75		μА
Output Upper Clamp Voltage	V <sub>FB</sub> =2.3V		4.1		V
Load Compensation Current	V <sub>CS</sub> =0.75V		13.5		μА
Load Compensation Cut-off Voltage	Load compensation current=0μA		0.2		V
Sample and Hold					
Sampling Delay Time	*		1.8		μS
Sampling Time	*		0.4		μS
Current Sensing (CS Pin)					
Maximum Input Voltage, V <sub>CS</sub> (off)		0.83	0.85	0.87	V
V <sub>CS</sub> -min	V <sub>COMP</sub> < 1.8V		0.2		V
Leading Edge Blanking Time			410		ns
Input impedance		1			MΩ
Delay to Output			80		ns



PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator for Switching Frequency	(CV mode, COMP Pin)				
Frequency	COMP=3.6V	61	65	69	kHz
Green Mode Frequency			20		kHz
Minimum Frequency			1.4		kHz
Trembling Frequency	COMP=3.6V		± 4		kHz
Temp. Stability	(-20°C ~125°C)		5		%
Voltage Stability	(V <sub>CC</sub> =9V-24V)		1		%
Maximum Frequency Mode	*		3.0		V
Threshold VCOMP, V <sub>Smax</sub>					
Green Mode Threshold V <sub>COMP1</sub> , V <sub>SG1</sub>	*		2.7		V
Green Mode Threshold V <sub>COMP2</sub> , V <sub>SG2</sub>	*		1.9		V
Minimum Frequency V <sub>COMP</sub> , V <sub>Smin</sub>	*		1.6		V
Maximum duty			60		%
Oscillator for Switching Frequency	(CC mode )				
Max. Frequency		61	65	69	kHz
Minimum Frequency			20		kHz
Trembling Frequency			± 6		%
On Chip OTP (Over Temperature)					
OTP Level	*		140		°C
OTP Hysteresis	*		40		°C


<sup>\*</sup>These parameters are guaranteed by design only.

#### **Electrical Characteristics for MOSFET**

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown \	Drain to Source Breakdown Voltage				
Breakdown Voltage BV <sub>DSS</sub>	Vcc=0V, COMP=0V, I <sub>D</sub> =250μA	700			V
Drain Leakage Current					
Drain-Source Leakage	V <sub>DS</sub> =700V, Vcc=0V, T <sub>J</sub> =25°C	0		1	
Current	V <sub>DS</sub> =560V, Vcc=0V, T <sub>J</sub> =125°C	0		10	μΑ
Drain on Resistance					
Drain to S pin On-Resistance	I <sub>D</sub> =0.5A; V <sub>CC</sub> =15V; Tj=25°C		10.7		Ω

















#### **Application Information**

#### **Operation Overview**

The LD7921 integrated a 700V power MOSFET and a primary-side feedback PWM controller with CV/CC operation in a SOP-6/DIP-7 package. The LD7921 is designed for low power adapter/charger and LED lighting applications. It meets the green-power requirement and is intended for the use in those modern switching power suppliers and linear adaptors that demand higher power efficiency and power-saving. Its major features are described as below.

#### **Under Voltage Lockout (UVLO)**


An UVLO comparator is implemented to detect the voltage on VCC pin. It would assure the supply voltage enough to turn on the LD7921 PWM controllers and further to drive the power MOSFET. As shown in Fig. 13, a hysteresis is built in to prevent shutdown from the voltage dip during startup.




#### **Startup Current and Startup Circuit**

The typical startup circuit to generate the LD7921 Vcc is shown in Fig. 14. During the startup transient, the Vcc is below UVLO threshold thus there is no gate pulse

produced from LD7921 to drive power MOSFET. Therefore, the current through R1 will provide the startup current and to charge the capacitor C1. Whenever the Vcc voltage is high enough to turn on the LD7921 and further to deliver the gate drive signal, the supply current is provided from the auxiliary winding of the transformer. Requirement for lower startup current on the PWM controller will help to increase the value of R1 and then reduce the power consumption on R1. By using CMOS process and the special circuit design, LD7921 requires 10μA (Typ.) only for the maximum startup current. If a greater resistor R1 is chosen, it usually takes more time to start up. To carefully select the value of R1 and C1 will optimize the power consumption and startup time. If less start-up time is required, a two-step start-up circuit is recommended for it, as shown in Fig. 15. In this circuit example, a smaller capacitor C1 can be used to minimize startup time. The energy for the controller after start-up is mainly from a larger capacitor C2.







#### **Principle of CV Operation**


In the DCM flyback converter, the output voltage can be sensed by the auxiliary winding. LD7921 samples the auxiliary winding on the primary-side to regulate the output voltage, as shown in the Fig 16. The voltage induced in the auxiliary winding is a reflection of the secondary winding voltage while the MOSFET is in off state. Via a resistor divider connected between the auxiliary winding and FB pin, the auxiliary voltage is sampled after the sample delay time and will be hold until the next sampling. The sampled voltage is compared with internal reference  $V_{\rm REF}$  (2.5V) and the error will be amplified. The error amplifier output COMP reflects the load condition and controls the duty cycle to regulate the output voltage, thus constant output voltage can be achieved. The output voltage is given as:

$$V_{OUT} = 2.5V(1 + \frac{Ra}{Rb})(\frac{Ns}{Na}) - V_f$$

Where  $V_F$  indicates the drop voltage of the output Diode, Ra and Rb are values for top and bottom feedback resistor, Ns and Na are the turns of transformer secondary and auxiliary.

In case that the output voltage is sensed through the auxiliary winding; the leakage inductance will induce ringing to affect output regulation. Optimizing the drain

voltage clamp circuit to minimize the high frequency ringing will achieve the best regulation. Fig. 17 shows the desired drain voltage waveform in compare to Fig. 18 with a large undershoot due to the leakage inductance induced ring. This will cause error to the sample and inferior performance to the output voltage regulation. A proper selection for resistor  $R_{\rm S}$ , in series with the clamp diode, may reduce any large undershoot, as shown in Fig. 19.







Fig.17





#### **Load Regulation Compensation**

In LD7921, load regulation compensation is implemented to compensate the cable voltage droop and to achieve a better voltage regulation. An offset voltage is generated at FB by an internal sink current source flowing into the FB during the sample period. The built-in sink current source is proportional to the peak value of Vcs. As a result, it is proportional to the output load current, thus the drop due to the cable loss can be compensated. As the load current decreases from full-load to no-load, the offset voltage at FB will decrease. It can also be programmed by adjusting the resistance of the divider to compensate the drop for various cable lines used. The equation of internal sink current source is shown as:

 $I_{FB} = (V_{CS,pk} - 0.2) * 24.5 (\mu A)$ 

#### Principle of C.C. Operation


To support with the proprietary CC/CV control of the LD7921, a system designed in DCM mode is required for flyback converter, as shown in Fig. 21. The output current lo can be expressed as:

$$\begin{split} Io &= \frac{1}{2} \frac{i_{S,pk} \times T_{dis}}{T_s} \\ &= \frac{1}{2} \frac{N_P}{N_S} \times i_{P,pk} \times \frac{T_{dis}}{T_S} \\ &= \frac{1}{2} \frac{N_P}{N_S} \times \frac{V_{cs-off}}{R_s} \times \frac{T_{dis}}{T_s} \end{split}$$


As a result, the output current lo can be controlled by the Vcs-off and Ts. In the C.C. mode, Vcs-off will be controlled as a constant, 0.85V and the ratio of  $T_{DIS}/Ts$  will be modulated as a constant ( $T_{DIS}/Ts=0.4$ ). In order to set Tdis/Ts=0.4, the switching frequency will be programmed according to  $T_{DIS}$ , as shown as flows:

$$f_S = \frac{1}{TS} = \frac{0.4}{T_{DIS}}$$

The C.C. point and maximum output power can be externally adjusted through external current sense resistor Rs of CS pin. The greater Rs, the smaller CC point is, and the smaller output power becomes, and vice versa as shown in Fig. 22.








# Current Sensing, load compensation, and Leading-edge Blanking

The typical current mode of PWM controller feeds back with current signal and voltage signal to close the control loop and achieves regulation. The LD7921 detects the primary MOSFET current from the CS pin for the peak current mode control and the pulse-by-pulse current limit. The maximum voltage threshold of the current sensing pin is set at 0.85V. From above, the MOSFET peak current can be obtained as below.


$$I_{PEAK(MAX)} = \frac{0.85V}{R_S}$$

A leading-edge blanking (LEB) time is included in the input of CS pin to prevent the false-trigger from current spike.



# Oscillator and Switching Frequency (CV Mode)

The switching frequency of LD7921 is various to provide the optimized operations either in heavy load or light load. In heavy load conditions, the switching frequency is fixed at 65 kHz. In light load conditions, the LD7921 operates at a lower frequency to reduce the switching loss. Fig. 15 shows the characteristics of the switching frequency vs. the comp pin voltage ( $V_{\text{COMP}}$ ). In heavy load conditions, the  $V_{\text{COMP}}$  is higher than  $V_{\text{SMAX}}$  and the switching frequency will start to linearly increase from 20kHz to 65kHz. In light load conditions, the  $V_{\text{COMP}}$  is lower than  $V_{\text{SG2}}$  and the switching frequency will start to linearly decrease from 20kHz to 1.4 kHz. The switching frequency is reduced to a minimum frequency of 1.4kHz, enhancing power saving to meet requirements for international power conservation.



#### Frequency Swapping (LD property)

The LD7921 is built-in with frequency swapping function, which enables the power supply designers to optimize EMI performance and system cost. The swapping frequency was internally set between  $\pm 6\%$  of switching frequency.

#### **Maximum Duty-Cycle**

The maximum duty-cycle of LD7921 is limited to 60% ( $V_{\text{COMP}} > 3.0V$ ) to avoid the transformer saturation.





#### **OVP (Over Voltage Protection) on Vcc**

The  $V_{GS}$  ratings of the nowadays power MOSFETs are often limited up to max. 30V. To prevent the  $V_{GS}$  from fault condition, LD7921 is implemented with OVP function on Vcc. If the Vcc voltage rises above the OVP voltage threshold, the output gate drive circuit will be shutdown simultaneously and to stop the switching of the power MOSFET until the next UVLO(on). The Vcc OVP function of LD7921 is an auto-recovery type protection. The Fig. 25 shows its operation. As soon as OVP condition is removed, the Vcc level will resume to normal and the output will automatically return to the normal operation.

#### **Over-Temperature Protection (OTP)**

An internal OTP circuit is embedded inside the LD7921 to provide the worst-case protection for this controller. When the chip temperature rises higher than the trip OTP level,

the output will be disabled until the chip is cooled down below the hysteresis window.






Fig. 25








# **Package Information SOP-6**



	Dimension in Millimeters		Dimension in Millimeters Dimension		Dimension	s in Inches
Symbol	Min Max Min N		Max			
Α	4.801	5.004	0.189	0.197		
В	3.810	3.988	0.150	0.157		
С	1.346	1.753	0.053	0.069		
D	0.330	0.508	0.013	0.020		
D1	1.600	1.780	0.063	0.070		
F	1.194	1.346	0.047	0.053		
Н	0.178	0.254	0.007	0.010		
I	0.102	0.254	0.004	0.010		
J	5.791	6.198	0.228	0.244		
М	0.406	1.270	0.016	0.050		
θ	0°	8°	0°	8°		



#### DIP-7



	Dimension	n in Millimeters	Dimensio	ons in Inches
Symbol	Min	Max	Min	Max
Α	9.017	10.160	0.355	0.400
В	6.096	7.112	0.240	0.280
С		5.334		0.210
D	0.356	0.584	0.014	0.023
Е	1.143	1.778	0.045	0.070
F	2.337	2.743	0.092	0.108
ı	2.921	3.556	0.115	0.14
J	7.366	8.255	0.29	0.325
L	0.381		0.015	

#### **Important Notice**

Leadtrend Technology Inc. reserves the right to make changes or corrections to its products at any time without notice. Customers should verify the datasheets are current and complete before placing order.





# **Revision History**

Rev.	Date	Change Notice
00	2/2/2012	Original Specification