

## Synchronous Rectification Driver with Green Mode Function

REV. 00

### General Description

LD8521 is a secondary side Synchronous Rectification (SR) driver IC. With LD8521 Optimal Dead Time control method, switch power supply not only can achieve high efficiency in dynamic load but also operation safety.

LD8521 is suited for Flyback low side and high side Synchronous Rectification in QR (quasi-resonance) mode.

In light load condition, LD8521 will enter Green Mode to reduce operation current by stopping SR MOSFET driving function.

Load Regulation Improve function is an innovative design in LD8521. With this unique function, switch power supply can achieve better Load Regulation easily.

### Features

- Suited for Low Side and High Side Flyback Synchronous Rectification in QR mode.
- Optimal Dead Time Control
- Quickly Response for Dynamic Load
- Enable Function
- 250uA Ultra Low Green Mode Operation Current
- Load Regulation Improve Function

### Applications

- Switching AC/DC Adaptor and Battery Charger
- Open Frame Switching Power Supply

---

### Typical Application




Fig. 1 Flyback Low Side Synchronous Rectification





Fig. 2 Flyback High Side Synchronous Rectification

## Pin Configuration



## Ordering Information

Part number	Package	TOP MARK	Shipping
LD8521GL	SOT-26	YWZ/21	3000 /tape & reel
LD8521GS	SOP-8	LD8521	3600 /tube /Carton


The LD8521 is ROHS compliant/ Green packaged

## Protection Mode

Operation Mode	Green Mode	Dead time Setting	Enable	ENDT_OVP	Internal OTP
QR/DCM	Yes	Yes	Yes	Auto recovery	Auto recovery

## Pin Descriptions

SOT-26	SOP-8	NAME	FUNCTION
1	3	DRV	Driving pin, connector to GATE pin of MOSFET directly or through a resistor
2	2	GND	Ground pin
3	1	SYN	The SYN pin is used to detect $V_{DS}$ of SR MOSFET through a voltage divider.
4	8	LREG	Load regulation compensation pin
5	7	ENDT	Enable & dead time setting pin,
6	6	VCC	Supply voltage pin
—	4	NC	No connect
—	5	NC	No connect

**Block Diagram**


## Absolute Maximum Ratings

VCC .....	-0.3V ~ 30V
DRV .....	-0.3V ~ VCC+0.3V
SYN, ENDT, LREG .....	-0.3V ~ 6V
SYN pin Clamp Current .....	1mA / -1mA
DRV pin Output Current .....	1A / -0.5A
LREG pin Sink Current .....	0.5mA
Maximum Junction Temperature .....	150°C
Storage Temperature Range .....	-65°C ~ 150°C
Package Thermal Resistance (SOT-26, $\theta_{JA}$ ) .....	200°C/W
Package Thermal Resistance (SOP-8, $\theta_{JA}$ ) .....	160°C/W
Power Dissipation (SOT-26, at Ambient Temperature = 85°C) .....	200mW
Power Dissipation (SOP-8, at Ambient Temperature = 85°C) .....	250mW
Lead temperature (Soldering, 10sec) .....	260°C
ESD Voltage Protection, Human Body Model .....	2.5 KV
ESD Voltage Protection, Machine Model .....	250 V

**Caution:**

Stresses beyond the ratings specified in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## Recommended Operating Conditions

Item	Min.	Max.	Unit
Operating Junction Temperature	-40	125	°C
Supply Voltage VCC	9	28	V
SYN pin External Resistor	100K	1M	Ω
SYN pin External Capacitor	10	220	pF
ENDT pin	0	4.5	V
LREG pin External Resistor	10K	10M	Ω

1. It's suggested to connect VCC pin with a SMD ceramic capacitor to filter out the undesired switching noise for stable operation. This capacitor should be placed close to IC pin as possible
2. The small signal components should be placed close to IC pin as possible.

## Electrical Characteristics

( $T_A = +25^\circ\text{C}$  unless otherwise stated, VCC=12V)

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
<b>Supply Voltage (VCC Pin)</b>						
UVLO(ON)		V <sub>CC_ON</sub>	7.5	8	8.5	V
UVLO Hysteresis		V <sub>CC_HYS</sub>	0.35	0.5	0.65	V
Operating Current	VCC=15V, SYN=65kHz, 1nF on DRV pin	I <sub>VCC_OP</sub>	2	3	4	mA
	Green Mode, SYN pin=4V	I <sub>VCC_GM</sub>	100	200	250	uA
<b>SYN Reference (SYN Pin)</b>						
SYN High Threshold	Within 140ns at falling edge	V <sub>SYN_H</sub>	3.3	3.5	3.7	V
SYN Threshold Hysteresis		V <sub>SYN_HYS</sub>	2.7	3	3.3	V
De-bounce time after SYN pin=Low	*	T <sub>SYN_DBC</sub>	100	300	500	ns
Clamp Voltage	SYN pin Input Current=1mA	V <sub>SYN_CLP</sub>	3.5	4	4.5	V
SYN Impedance	*	Z <sub>SYN</sub>	1			MΩ
<b>Output Driver (DRV Pin)</b>						
Output High Voltage	VCC=12V, Io=10mA	V <sub>DRV_H</sub>	9			V
Output Low Voltage	VCC=12V, Io=-10mA	V <sub>DRV_L</sub>			0.5	V
Output Clamp Voltage	VCC=19V	V <sub>DRV_CLP</sub>	11	13	15	V
Rising Time	*,VCC=12V, Load Capacitor=1nF GATE=2V~9V	T <sub>r</sub>		150		ns
Falling Time	*,VCC=12V, Load Capacitor=1nF GATE=9V~2V	T <sub>f</sub>		30		ns
Propagation Delay Time to GATE High	VCC=12V, T <sub>r</sub> : 0%~10%	T <sub>D</sub>	20	100	200	ns
Max on time		T <sub>DRV_MAX</sub>	15	25	35	us

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
<b>Enable Function (ENDT Pin)</b>						
Enable Voltage		$V_{EN}$	1.9	2	2.1	V
ENDT pin OVP		$V_{EN\_OVP}$	5	5.5	6	V
ENDT pin OVP de-bounce time	*	$T_{EN\_OVDBC}$	20	50	100	us
<b>Min. Dead Time Setting (ENDT Pin)</b>						
Detecting Current	* ,EN pin= $V_{EN}$	$I_{DT\_DET}$		10		uA
Minimum Dead Time Setting	Dead Time A External Resistor < 60kΩ	$T_{DT}$	0.7	1.0	1.3	us
	Dead Time B External Resistor =100 kΩ ~ 130 kΩ		1.2	1.5	1.8	us
	Dead Time C External Resistor > 200kΩ		1.7	2.0	2.3	us
<b>Load regulation Compensation (LREG Pin)</b>						
Input Impedance when switch close	*	$Z_{LRG\_CLS}$			50	Ω
Input Impedance when switch open	*	$Z_{LRG\_OPN}$	1			MΩ
<b>On Chip OTP (Over Temperature) Auto-Recovery</b>						
OTP Level	*	$T_{OTP}$		140		°C
OTP Hysteresis	*	$T_{OTP\_HYS}$		30		°C

\*: Guaranteed by design.














Fig. 3  $T_r$  &  $T_f$  &  $T_d$  parameters

## Typical Performance Characteristics


 Fig. 4  $V_{CC\_ON}$  vs. Temperature

 Fig. 5  $V_{CC\_HYS}$  vs. Temperature

 Fig. 6  $I_{CC\_GM}$  vs. Temperature

 Fig. 7  $T_{DRV\_MAX}$  vs. Temperature

 Fig. 8  $V_{EN}$  vs. Temperature

 Fig. 9  $V_{EN\_OVP}$  vs. Temperature


 Fig. 10  $I_{DT\_DET}$  vs. Temperature

 Fig. 11  $T_{DT\_A}$  vs. Temperature

 Fig. 12  $T_{DT\_B}$  vs. Temperature

 Fig. 13  $T_{DT\_C}$  vs. Temperature

## Application Information

### Operation Overview

The LD8521 is a secondary side Synchronous Rectification driver IC for QR mode operation. LD8521 not only has excellent dead time control function for safety in load transient, but also only needs very few operation current in green mode. In addition, LREG pin provides a possibility to improve load regulation; it is useful for power supply with high output current.

### Under Voltage Lockout (UVLO) and Enable Function

The UVLO(ON) and UVLO(OFF) are 8.0V and 7.5V, respectively. Besides VCC pin > UVLO(ON), ENDT pin > 2V is necessary to achieve DRV pin output signal.

In general design, the recommend sequence shown as Fig. 14

Turn-on sequence:

VCC > UVLO(ON) → ENDT > 2V → DRV enable

Turn-off sequence:

ENDT < 2V → DRV disable → VCC < UVLO(OFF)

With enable function, Synchronous Rectifier always operates in stable condition. Therefore, some unstable transient like turn-on, turn-off, SURGE, ESD...etc. would not make Synchronous Rectifier working unsafe.




Fig. 14

### Dead Time Setting

Besides enables function, ENDT pin has minimum dead time setting function also. When ENDT pin=2V, ENDT pin will source 10uA to detect its external resistance for 50us, as shown in Fig. 15. At that moment, ENDT pin voltage can be described as  $[10\mu A * (Ra//Rb)+2V]$ , higher voltage level means longer minimum dead time. The detection function works one time only after VCC pin > UVLO(ON), and the setting would be memorized until VCC < UVLO(OFF).




Fig. 15

## SYN Pin Behavior

SYN pin detect system behavior, then the internal logic circuit determine when DRV pin turn-on and turn-off, what dynamic dead time is at system in load transient, when LD8521 enter/leave green mode.

As shown in Fig.16, when SYN pin voltage falling fast, that means secondary-side current goes through SR MOSFET and LD8521 will drive DRV pin immediately. Otherwise, falling slow signal on SYN pin would be judged as DCM ring on primary-side, that would not trigger DRV pin high. When system operates in steady condition, the real dead time would close to minimum dead time. In some case of load transient, line voltage change, output short, output over voltage...etc., variable SYN pin signal would causes increasing dynamic dead time to make sure system safety.

When system operates in burst mode, LD8521 works in green mode also. That means LD8521 only needs less than 250uA operation current by its advanced circuitry.




Fig. 16

## LREG Pin Behavior

In some higher output current system, series voltage drop on output cable would cause worse load regulation. There is a signal level switch inside LREG pin, the switch turn on by SYN signal. Generally, LREG internal switch has low impedance when secondary-side current existence, as shown in Fig. 17.






Fig. 17

## Package Information

SOT-26



Symbol	Dimension in Millimeters		Dimensions in Inches	
	Min	Max	Min	Max
A	2.692	3.099	0.106	0.122
B	1.397	1.803	0.055	0.071
C	-----	1.450	-----	0.057
D	0.300	0.500	0.012	0.020
F	0.95 TYP		0.037 TYP	
H	0.080	0.254	0.003	0.010
I	0.050	0.150	0.002	0.006
J	2.600	3.000	0.102	0.118
M	0.300	0.600	0.012	0.024
θ	0°	10°	0°	10°

**SOP-8**


Symbols	Dimensions in Millimeters		Dimensions in Inch	
	MIN	MAX	MIN	MAX
A	4.801	5.004	0.189	0.197
B	3.810	3.988	0.150	0.157
C	1.346	1.753	0.053	0.069
D	0.330	0.508	0.013	0.020
F	1.194	1.346	0.047	0.053
H	0.178	0.254	0.007	0.010
I	0.102	0.254	0.004	0.010
J	5.791	6.198	0.228	0.244
M	0.406	1.270	0.016	0.050
θ	0°	8°	0°	8°

**Important Notice**

Leadtrend Technology Corp. reserves the right to make changes or corrections to its products at any time without notice. Customers should verify the datasheets are current and complete before placing order.

## Revision History

REV.	Date	Change Notice
P00	07/28/2016	Original Specification.