

Bias Resistor Transistor

NPN Silicon Surface Mount Transistor with Monolithic Bias Resistor Network

LDTD114EET1G

- Applications

Inverter, Interface, Driver



- Features

- 1) Built-in bias resistors enable the configuration of an inverter circuit without connecting external input resistors (see equivalent circuit).
- 2) The bias resistors consist of thin-film resistors with complete isolation to allow positive biasing of the input. They also have the advantage of almost completely eliminating parasitic effects.
- 3) Only the on/off conditions need to be set for operation, making the device design easy.

- We declare that the material of product compliance with RoHS requirements.

- Absolute maximum ratings ($T_a=25^\circ\text{C}$)

Parameter	Symbol	Limits		Unit
Supply voltage	V_{cc}	50		V
Input voltage	V_{in}	-10 to +40		V
Output current	I_c	500		mA
Power dissipation	P_D	200		mW
Junction temperature	T_j	150		°C
Storage temperature	T_{stg}	-55 to +150		°C



DEVICE MARKING AND RESISTOR VALUES

Device	Marking	R1 (K)	R2 (K)	Shipping
LDTD114EET1G	Q5	10	10	3000/Tape & Reel
LDTD114EET1G	Q5	10	10	10000/Tape & Reel

- Electrical characteristics ($T_a=25^\circ\text{C}$)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Input voltage	$V_{l(off)}$	—	—	0.5	V	$V_{cc}=5\text{V}, I_o=100\mu\text{A}$
	$V_{l(on)}$	3	—	—		$V_o=0.3\text{V}, I_o=10\text{mA}$
Output voltage	$V_{o(on)}$	—	0.1	0.3	V	$I_o/I_l=50\text{mA}/2.5\text{mA}$
Input current	I_l	—	—	0.88	mA	$V_l=5\text{V}$
Output current	$I_{o(off)}$	—	—	0.5	μA	$V_{cc}=50\text{V}, V_l=0\text{V}$
DC current gain	G_I	56	—	—	—	$V_o=5\text{V}, I_o=50\text{mA}$
Input resistance	R_I	7	10	13	k Ω	—
Resistance ratio	R_2/R_1	0.8	1	1.2	—	—
Transition frequency	f_T *	—	200	—	MHz	$V_{ce}=10\text{V}, I_e=-50\text{mA}, f=100\text{MHz}$

* Characteristics of built-in transistor

LDTD114EET1G

●Electrical characteristic curves




Fig.1 Input voltage vs. output current
(ON characteristics)




Fig.2 Output current vs. input voltage
(OFF characteristics)




Fig.3 DC current gain vs. output current






Fig.4 Output voltage vs. output current

LDTD114EET1G
SC-89

NOTES:

- 1.DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2.CONTROLLING DIMENSION: MILLIMETERS
- 3.MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- 4.463C-01 OBSOLETE, NEW STANDARD 463C-02.



DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.50	1.60	1.70	0.059	0.063	0.067
B	0.75	0.85	0.95	0.030	0.034	0.040
C	0.60	0.70	0.80	0.024	0.028	0.031
D	0.23	0.28	0.33	0.009	0.011	0.013
G	0.50 BSC			0.020 BSC		
H	0.53 REF			0.021 REF		
J	0.10	0.15	0.20	0.004	0.006	0.008
K	0.30	0.40	0.50	0.012	0.016	0.020
L	1.10 REF			0.043 REF		
M	---	---	10°	---	---	10°
N	---	---	10°	---	---	10°
S	1.50	1.60	1.70	0.059	0.063	0.067

