## **FEATURES:**

- Single 3.0-Volt Read and Write Operations
- **Separate Memory Banks by Address Space**

Bank1: 16Mbit (1024K x 16 / 2048K x 8) Flash

- Bank2: 16Mbit (1024K x 16 / 2048K x 8) Flash
- Simultaneous Read and Write Capability **Superior Reliability**

- Endurance: 10,000 Cycles

100,000 Cycles (Sector Erase)

Data Retention: 10 years

**Low Power Consumption** 

- Active Current, Read: 10 mA (typical) Active Current, Read & Write: 30 mA (typical) Standby Current:

5µA (typical) Auto Low Power Mode Current: 5µA (typical)

**Fast Write Operation** 

- Chip Erase + Program: 30 sec (typical) Block Erase + Program: 500 ms (typical) Sector Erase + Program: 45 ms (typical) **Read Access Time** 

- 80 ns
- **Latched Address and Data**
- **End of Write Detection** 
  - Toggle Bit / Data # Polling / RY/BY#
- Write Protection by WP# pin
- Flash Bank: Two Small Erase Element Sizes
  - 2K Words per Sector or 32K Words per Block
  - Erase either element before Word Program
- CMOS I/O Compatibility
- **Packages Available** 
  - 48-Pin TSOP (12mm x 20mm)
- Continuous Hardware and Software Data Protection (SDP)

## **Product Description**

The LE28DW3212AT consists of two memory banks. 2 each contains of 1024K x 16 bits or 2048K x 8 sector mode flash EEPROM manufactured with SANYO's proprietary, high performance FlashTechnology. The LE28DW3212AT writes with a 3.0-volt-only power supply.

The LE28DW3212AT is divided into two separate memory banks. Each Flash Bank is typically used for program storage and contains 512 sectors of 2K words or 32blocks of 32K words.

Any bank may be used for executing code while writing data to a different bank. Each memory bank is controlled by separate Bank selection address (A20) lines.

LE28DW3212AT inherently uses less energy during Erase, and Program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the Flash technology uses less current to program and has a shorter Erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. The Auto Low Power mode automatically reduces the active read current to approximately the same as standby; thus, providing an average read current of approximately 1 mA/MHz of Read cycle time.

# **Device Operation**

The LE28DW3212AT operates as two independent 16Megabit t Word Pogram, Sector Erase flash EEPROMs. Two memory Banks are spareted by the address space.

The Bank1 is assigned as 000000h to 0FFFFFh, Bank2 is

assigned as 100000h to 1FFFFFh.

All memory banks share common I/O lines, WE#, and OE#. Memory bank selection is by bank select address(A20). WE# is used with SDP to control the Erase and Program operation in each memory bank.

The LE28DW3212AT provides the added functionality of being able to simultaneously read from one memory bank while erasing, or programming to one other memory bank. Once the internally controlled Erase or Program cycle in a memory bank has commenced, a different memory bank can be accessed for read. Also, once WE# and CE# are high during the SDP load sequence, a different bank may be accessed to read. LE28DW3212AT which selectes banks (A20) by a address. It can be used as a normal conventinal flash memory when operats erase or program operation to only a bank at non-concurrent operation.

The device ID cannot be accessed while any bank is writing, erasing, or programming.

The Auto Low Power Mode automatically puts the LE28DW3212AT in a near standby mode after data has been accessed with a valid Read operation. This reduces the IDD active read current from typically 10mA to typically 5µA. The Auto Low Power mode reduces the typical IDD active read current to the range of 1mA/MHz of Read cycle time. If a concurrent Read while Write is being performed, the IDD is reduced to typically 40mA. The device exits the Auto Low Power mode with any address transition or control signal transition used to initiate another Read cycle, with no access time penalty.



The Read operation of the LE28DW3212AT Flash banks is controlled by CE# and OE#, a chip enable and output enable both have to be low for the system to obtain data from the outputs. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when OE# is high. Refer to the timing waveforms for further details (Figure 3).

When the read operation is executed without address change after power switch on, CE# should be changed the level high to low. If the read operation is executed after programing, CE# should be changed the level high to low.

### Write

All Write operations are initiated by first issuing the Software Data Protect (SDP) entry sequence for Chip, Block, or Sector Erase. Word Program in the selected Flash bank. Word Program and all Erase commands have a fixed duration, that will not vary over the life of the device, i.e., are independent of the number of Erase/Program cycles endured.

Either Flash bank may be read to another Flash Bank during the internally controlled write cycle.

The device is always in the Software Data Protected mode for all Write operations Write operations are controlled by toggling WE# or CE#. The falling edge of WE# or CE#, whichever occurs last, latches the address. The rising edge of WE# or CE#, whichever occurs first, latches the data and initiates the Erase or Program cycle.

For the purposes of simplification, the following descriptions will assume WE# is toggled to initiate an Erase or Program. Toggling the applicable CE# will accomplish the same function. (Note, there are separate timing diagrams to illustrate both WE# and CE# controlled Program or Write commands.)

## **Word Program**

The Word Program operation consists of issuing the SDP Word Program command, initiated by forcing CE# and WE# low, and OE# high. The words to be programmed must be in the erased state, prior to programming. The Word Program command programs the desired addresses word by word. During the Word Program cycle, the addresses are latched by the falling edge of WE#. The data is latched by the rising edge of WE#. ( See Figure 4-1 for WE# or 4-2 for CE# controlled Word Program cycle timing waveforms, Table 3 for the command sequence, and Figure 17 for a flowchart.)

During the Erase or Program operation, the only valid reads from that bank are Data# Polling and Toggle Bit. The other bank may be read.

The specified Chip, Block, or Sector Erase time is the only time required to erase. There are no preprogramming or other commands or cycles required either internally or externally to erase the chip, block, or sector.

# **Erase Operations**

The Chip Erase is initiated by a specific six-word load sequence (See Tables 3). A Chip Erase will typically be less than 70 ms. An alternative to the Chip Erase in the Flash bank is the Block or Sector Erase. The Block Erase will erase an entire Block (32K words) in typically 15 ms. The Sector Erase will erase an entire sector (2048 words) in typically 15 ms. The Sector Erase provides a means to alter a single sector using the Sector Erase and Word Program modes. The Sector Erase is initiated by a specific six-word load sequence (see Table 3).

During any Sector, Block, or Chip Erase within a bank, any other bank may be read.

## **Chip Erase**

The LE28DW3212AT provides a Chip Erase mode, which allows the user to clear the Flash bank to the "1"state. This is useful when the entire Flash must be quickly erased.

The software Flash Chip Erase mode is initiated by issuing the specific six-word loading sequence, as in the Software Data Protection operation. After the loading cycle, the device enters into an internally timed cycle. (See Table 3 for specific codes, Figure 5-1 for a timing waveform, Figure 14 for a flowchart.)

## **Block Erase**

The LE28DW3212AT provides a Block Erase mode, which allows the user to clear any block in the Flash bank to the "1"state.

The software Block Erase mode is initiated by issuing the specific six-word loading sequence, as in the Software Data Protect operation. After the loading cycle, the device enters into an internally timed Erase cycle. (See Table 3 for specific codes, Figure 5-2 for the timing waveform, and Figure 15 for a flowchart.) During the Erase operation, the only valid reads are Data# Polling and Toggle Bit from the selected bank, other banks may perform normal read.

# **Sector Erase**

The LE28DW3212AT provides a Sector Erase mode, which allows the user to clear any sector in the Flash bank to the "1" state.

The software Sector Erase mode is initiated by issuing the specific six-word loading sequence, as in the Software Data Protect operation. After the loading cycle, the device enters into an internally timed Erase cycle.( See Table 3 for specific codes, Figure 5-3 for the timing waveform, and Figure 16 for a flowchart.) During the Erase operation, the only valid reads are Data# Polling and Toggle Bit from the selected bank, other banks may perform normal read.

The LE28DW3212AT has automatic verification Algorithm for



Sector Erase operation in order to rewrite the data with high reliability.

The LE28DW3212AT guarantees the endurance to the customers more than 100,000 cycle providing suitable margin to the erase sector.

The LE28DW3212AT provides the erase time 10 times shorter than other manufacture's flash memory technology, even if it is improved by the specific characteristics such as endurance.

## **Write Operation Status Detection**

The LE28DW3212AT provides two software means to detect the completion of a Flash bank Program cycle, in order to optimize the system Write cycle time. The software detection includes two status bits: Data# Polling (DQ7) and Toggle Bit (DQ<sub>6</sub>). The end of Write Detection mode is enabled after the rising edge of WE#, which initiates the internal Erase or Program cycle.

The actual completion of the nonvolatile write is a synchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system will possibly get an erroneous result, i.e. valid data may appear to conflict with either DQ7 or DQ6. In order to prevent spurious device rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

There is no provision to abort an Erase or Program operation, once initiated. For the SANYO Flash technology, the associated Erase and Program times are so fast, relative to system reset times, there is no value in aborting the operation. Note, reads can always occur from any bank not performing an Erase or Program operation.

Should the system reset, while a Block or Sector Erase or Word Program is in progress in the bank where the boot code is stored, the system must wait for the completion of the operation before reading that bank. Since the maximum time the system would have to wait is 25 ms (for a Block Erase), the system ability to read the boot code would not be affected.

# Data# Polling (DQ7)

When the LE28DW3212AT is in the internal Flash bank Program cycle, any attempt to read DQ7 of the last word loaded during the Flash bank Word Load cycle will receive the complement of the true data. Once the Write cycle is completed, DQ7 will show true data. The device is then ready for the next operation. (See Figure 6 for the Flash bank Data Polling timing waveforms and Figure 18 for a flowchart.)

## Toggle Bit (DQ<sub>6</sub>)

During the Flash bank internal Write cycle, any consecutive attempts to read DQ6 will produce alternating 0's and 1's, i.e. toggling between 0 and 1. When the Write cycle is completed, the toggling will stop. The device is then ready for the next operation. (See Figure 7 for Flash bank Toggle Bit timing waveforms and Figure 18 for a flowchart.)

## Time-Over (DQ<sub>5</sub>)

The LE28DW3212AT outputs Low to DQ5 during the internal write cycle. If the time-over is occurred (erase failure), the device outputs High to DQ5. This time-over status holds to the period during software reset is performed, no command is accepted during this period.

Operation Mode		DQ7	DQ6	DQ5	DQ3	DQ2
In Progress	Program	Data#	Toggle	L	L	Н
	Erase	L	Toggle	L	Н	Toggle
Time Over	Erase Failure	L	Toggle	Н	Н	Toggle

In Sector Erase operation, the device outputs above status when it falls down to time-over (erase failure) mode. In this case, the device holds the current status till the software reset command is performed, and no command is accepted.

## **Data Protection**

The LE28DW3212AT provides both hardware and software features to protect nonvolatile data from inadvertent writes.

# **Hardware Data Protection**

Noise/Glitch Protection: A WE# pulse of less than 5 ns will not initiate a Write cycle.

V<sub>DD</sub> Power Up/Down Detection: The Write operation is inhibited when V<sub>DD</sub> is less than 1.5 volts.

Write Inhibit Mode: Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

The LE28DW3212AT provides a protect area by hardware protection. The assigned address is the all area of Bank1, which is set up by WP# when low.

When this operation is executed, the functions which are Sector erase, Block erase or Word program can not be accepted.

When the Chip erase operation is executed, all area will be erased except protected area.

# **Hardware Reset Function**

The LE28DW3212AT provides a Hardware Reset function to reset in whole chip by setting RESET# pin low.

RESET# input pin is held low for at least tRP, it forces the device to terminate any operation in progress and return to Read mode.



The wait period of tRY is required after RESET# gose down. If the reset command is executed during write operation, the data is not guranteed.

## Software Data Protection (SDP)

The LE28DW3212AT provides the JEDEC approved software data protection scheme as a requirement for initiating a Write, Erase, or Program operation. With this scheme, any Write operation requires the inclusion of a series of three word-load operations to precede the Word Program operation. The three-word load sequence is used to initiate the Program cycle, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. The six-word sequence is required to initiate any Chip, Block, or Sector Erase operation.

The requirements for JEDEC compliant SDP are in byte format. The LE28DW8163T is organized by word; therefore, the contents of DQ $_8$  to DQ $_{15}$  are "Don't Care"during any SDP (3-word or 6-word) command sequence.

During the SDP load command sequence, the SDP load cycle is suspended when WE# is high. This means a read may occur to any other bank during the SDP load sequence.

The bank reserve in SDP load sequence is reserved by the bus cycle of command materialization. If the command sequence is aborted, e.g., an incorrect address is loaded, or incorrect data is loaded, the device will return to the Read mode within  $T_{RC}$  of execution of the load error.

# **Concurrent Read and Write Operations**

The LE28DW3212T-90B provides the unique benefit of being able to read any bank, while simultaneously erasing, or programming one other bank. This allows data alteration code to be executed from one bank, while altering the data in another bank. The next table lists all valid states.

Concurrent Read/Write State Table

Bank1	Bank2		
Read	No Operation		
Read	Write		
Write	Read		
No Operation	Write		
Write	No Operation		
No Operation	Read		

Note: For the purposes of this table, write means to Block, Sector, or Chip Erase, or Word Program as applicable to the appropriate bank.

The device will ignore all SDP commands and toggling of WE# when an Erase or Program operation is in progress. Note, Product Identification entry commands use SDP; therefore, this command will also be ignored while an Erase or Program, operation is in progress.

### **Product Identification**

The product identification mode identifies the device manufacturer as SANYO and provides a code to identify each bank. The manufacturer ID is the same for each bank; however, each bank has a separate device ID. Each bank is individually accessed using the applicable Bank Address and a software command. Users may wish to use the device ID operation to identifythe write algorithm requirements for each bank. (For details, see Table 3

## **Product Identification Table**

	Data (Word Mode)	Data (Byte Mode)
Maker ID	0062H	62H
Device Code(Bank1)	25B3H	взн
Device Code(Bank2)	25B4H	B4H

Device ID codes are unique to each bank. Should a chip ID be required, any of the bank IDs may be used as the chip ID. While in the read software ID mode, no other operation is allowed until after exiting these modes.

### **Product Identification Mode Exit**

In order to return to the standard Read mode, the Product Identification mode must be exited. Exit is accomplished by issuing the Software ID exit command, which returns the device to normal operation. This command may also be used to reset the device to the Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g., not read correctly. For details, (see Table 3 for software operation and Figures 10 for timing waveforms.)




Figure 1: Pin Description: TSOP48 (12mm x 20mm)



Symbol	Pin Name	Function
A20	Bank Select address	To activate the Bank1 when low, to activate the Bank2 when high.
A19-A0,A-1	Flash Bank addresses	To provide Flash Bank address.
A19-A15	Flash Bank Block addresses	To select a Flash Bank Block for erase.
A19-A10	Flash Bank Sector addresses	To select a Flash Bank Sector for erase.
DQ15-DQ0	Data Input/Output	To output data during read cycle and receive input data during write cycle. The outputs are in tristate when OE# is high or CE# is high.
CE#	Chip Enable	To activate the Flash Bank when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the write, erase or program operations.
BYTE#	Byte selection	To select a Byte mode when low, to select a Word mode when high.
RY/BY#	Ready / Busy output	To output low when write, other case is High-Z.
WP#	Write Protect	To execute Hardware write protect when low.
RESET#	Reset	To execute Hardware reset when low.
Vdd	Power Supply	To provide 3.0 volts supply.(2.7volts to 3.6 volts)
Vss	Ground	
NC	No Connection	Unconnected Pins

**Table1: Pin Description** 




Figure 2-1: Functinaly Block Diagram



	Bank1			Bank2	
Total 32 Block		Total 512 Sector	Total 32 Block		Total 512 Sector
0F8000h - 0FFFFFh	]	0FF800h - 0FFFFFh	1F8000h - 1FFFFFh	]	1FF800h - 1FFFFFh
	.	0FF000h - 0FF7FFh		<u> </u>	1FF000h - 1FF7FFh
0F0000h - 077FFFh	<u>[</u> `	0FE800h - 0FEFFFh	1F0000h - 177FFFh	Ŋ [	1FE800h - 1FEFFFh
0E8000h - 0EFFFFh	] \	0FE000h - 0FE7FFh 0FD800h - 0FDFFFh	1E8000h - 1EFFFFh	] \	1FE000h - 1FE7FFh 1FD800h - 1FDFFFh
0E0000h - 0E7FFFh	] \	0FD000h - 0FD7FFh	1E0000h - 1E7FFFh	1 }	1FD000h – 1FD7FFh
0D8000h - 0DFFFFh	\	0FC800h - 0FCFFFh 0FC000h - 0FC7FFh	1D8000h - 1DFFFFh	1 \	1FC800h - 1FCFFFh 1FC000h - 1FC7FFh
0D0000h - 0D7FFFh		0FB800h - 0FBFFFh	1D0000h - 1D7FFFh	1 \	1FB800h - 1FBFFFh
0C8000h - 0CFFFFh	\	0FB000h - 0FB7FFh 0FA800h - 0FAFFFh	1C8000h - 1CFFFFh		1FB000h - 1FB7FFh 1FA800h - 1FAFFFh
0C0000h - 0C7FFFh	\	0FA000h — 0FA7FFh	1C0000h - 1C7FFFh	1 \	1FA000h - 1FA7FFh
0B8000h - 0BFFFFh	\	0F9800h - 0F9FFFh 0F9000h - 0F97FFh	1B8000h - 1BFFFFh	\	1F9800h - 1F9FFFh 1F9000h - 1F97FFh
	\	0F8800h - 0F8FFFh		- \	1F8800h - 1F8FFFh
0B0000h - 0B7FFFh	] }	0F8000h - 0F87FFh	1B0000h - 1B7FFFh	] }	1F8000h - 1F87FFh
0A8000h - 0AFFFFh		į	1A8000h – 1AFFFFh		į
0A0000h - 0A7FFFh		į	1A0000h – 1A7FFFh		
098000h - 09FFFFh			198000h - 19FFFFh		i
090000h - 097FFFh		1	190000h - 197FFFh		;
088000h - 08FFFFh	1	1	188000h - 18FFFFh		1
080000h - 087FFFh	1	1	180000h - 187FFFh		1
078000h - 07FFFFh	1	1	178000h - 17FFFFh		1
070000h - 077FFFh	1	1	170000h - 177FFFh		1
068000h - 06FFFFh		1	168000h - 16FFFFh		;
060000h - 067FFFh			160000h - 167FFFh	1	i
058000h - 05FFFFh			158000h - 15FFFFh		
050000h - 057FFFh			150000h - 157FFFh	1	
048000h - 04FFFFh	1 /	007800h - 007FFFh	148000h - 14FFFFh	1 /	107800h – 107FFFh
040000h - 047FFFh	/	007000h - 0077FFh 006800h - 006FFFh	140000h - 147FFFh	1 /	107000h - 1077FFh 106800h - 106FFFh
038000h - 03FFFFh	/	006000h - 0067FFh	138000h - 13FFFFh	1 /	106000h - 1067FFh
030000h - 037FFFh	/	005800h - 005FFFh 005000h - 0057FFh	130000h - 137FFFh	† /	105800h - 105FFFh 105000h - 1057FFh
028000h - 02FFFFh	/	004800h - 004FFFh	128000h - 12FFFFh	1 / 1	104800h - 104FFFh
020000h - 027FFFh	/	004000h - 0047FFh 003800h - 003FFFh		-	104000h - 1047FFh 103800h - 103FFFh
	/	003000h - 0037FFh	120000h - 127FFFh	-	103000h - 1037FFh
018000h - 01FFFFh	/	002800h - 002FFFh 002000h - 0027FFh	118000h - 11FFFFh	<b>∤</b> /	102800h - 102FFFh 102000h - 1027FFh
010000h - 017FFFh	/	001800h - 001FFFh	110000h - 117FFFh	1/ I	101800h - 101FFFh
008000h - 00FFFFh	<b>)</b> /	001000h - 0017FFh 000800h - 000FFFh	108000h - 10FFFFh	<i>↓;</i>	101000h - 1017FFh 100800h - 100FFFh
000000h - 007FFFh	<u> </u>	000000h - 0007FFh	100000h - 107FFFh	J	100000h - 1007FFh

## Note

- 1) The address from 000000h to 000FFFh in Bank1 is protect area.
- 2) This is a example for Word Mode

Figure 2-2: Flash Sector Structure

### ,

# 32 Megabit FlashBank Memory LE28DW3212AT-80B

# **Table:2 Operating Modes Selection**

<u> </u>						
Array Operating Mode	CE#	OE#	WE#	DQ	A20	A19-A0,A-1
Read						
Bank1	V⊩	V⊩	Vн	Dоит	V⊩	Ain
Bank2	V⊩	V⊩	Vн	Dоит	Vн	Ain
Block Erase						
Bank1	VIL	Vн	V⊩	DIN	VIL	See Table 3
Bank2	VIL	Vн	٧L	DIN	Vн	See Table 3
Sector Erase						
Bank1	V⊩	Vн	V⊩	DIN	V⊩	See Table 3
Bank2	VIL	Vн	V⊩	DIN	Vн	See Table 3
Program						
Bank1	V⊩	Vн	V⊩	DIN	V⊩	See Table 3
Bank2	VIL	Vн	VL	DIN	Vн	See Table 3
Stand-by	Vн	Х	Х	High Z	Х	Х
Write Inhibit	Vн	V⊩	V⊩	х	Х	X
Chip Erase						
	VIL	Vн	V⊩	DIN	Х	See Table 3
Status Operating Mode	CE#	OE#	WE#	DQ	A20	A19-A0,A-1
Product Identification						
Bank1	VIL	V⊩	Vн	Dоит	VIL	A19-A1=VIL,A-1=VIL Note2)
Bank2	VIL	V⊩	Vн	Dоит	Vн	A0=VIL or VIH

### Note1:

Entering an illegal state during an Erase, Program, or Write operation will not affect the operation, i.e., the erase program, or write will continue to normal completion.

Note2: Byte Mode operation

## **Table:3 Software Command Codes**

	1stBus	Cycle	2ndBus	Cycle	3rdBus	Cycle	4thBus	Cycle	5thBus	Cycle	6thBus	Cycle
Command Code	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
	Note1,4	Note5	Note1,4	Note5	Note1,4	Note5	Note1,4	Note5	Note1,4	Note5	Note1,4	Note5
Software ID Entry	5555	AA	2AAA	55	5555 +BAX	90	Note2					
Software ID Exit	5555	AA	2AAA	55	5555 +BAX	F0	Note3					
Word Program	5555	AA	2AAA	55	5555	A0	Word Address	Data In				
Sector Erase	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	SAX +BAX	30
Block Erase	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	LAX +BAX	50
Chip Erase	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10

# Notes for Software Command Code:

1. Command Code Address format: A14 - A0 are in HEX code.

When Byte Mode, the format is only used by A14-A0.

2.With A19 - A0 = 0;

Sanyo Manufacturer Code = 0062H is read with A0 = 0 (Word Mode)

Sanyo Manufacturer Code = 62H is read with A0 = 0 and A-1 = 0 (Byte Mode)

Sanyo LE28DW3212T-90B Device code 25B3h, 25B4h is read with A0 = 1. (Word Mode)

Sanyo LE28DW3212T-90B Device code B3h, B4h is read with A0 = 1 and A-1 = 0. (Byte Mode)

- 3. The device does not remain in software Product ID Mode if powered down.
- 4.Address A20 to A15 are 'Don't Care' for Command sequences. (Word Mode)

Address A-1 is 'Don't Care' for Command sequences. (Byte Mode)

A20 is bank selection address have been reserved in last bus cycle of Command sequence.

- 5.Data format DQ0 to DQ7 are in HEX and DQ8 to DQ15 are "Don't Care".
- 6.BAX = Bank address: A20, LAX = Block address: A19 to A15, SAX = Sector address: A19 to A11.

When Byte Mode, A-1 selects Byte Mode in sector, that is the same as A9-A0.

# *SANYO*

# 32 Megabit FlashBank Memory LE28DW3212AT-80B

# [Absolute Maximum Stress Ratings]

Applied conditions greater than those listed under "absolute maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.

Storage Temperature : -65°C to +150°C

D. C. Voltage on Any Pin to Ground Potential : -0.5V to  $V_{DD} + 0.5V$ 

Transient Voltage (<20 ns) on Any Pin to Ground Potential : -1.0V to V<sub>DD</sub> + 1.0V

RESET# pin Voltage to Ground Potential : -0.5V to +13.0V

Package Power Dissipation Capability (Ta = 25°C) : 1.0W

[Operating Range]

Ambient Temperature :  $0^{\circ}\text{C to } + 70^{\circ}\text{C}$ VDD : 2.7V to 3.6V

[AC condition of Test]

Input Rise/Fall Time : 5 ns

Output Load(See Figures 12 and 13) :  $C_L = 30 \text{ pF}$ 

# [DC Operating Characteristics]

Symbol	Parameter	Min	Max	Unit	Test Condition
IDD	Power Supply current Read		20	mA	CE# = VIL, WE# = VIH, I/O's open, Address Input = VIL/VIH, at f =10MHz, VDD = VDD(Max)
	Erase / Program		40	mA	CE# = WE# = VIL, OE# = VIH, VDD = VDD(Max)
	Read + Erase / Program		60	mA	CE# = VIL, OE# = WE# = VIH, Address Input = VIL/VIH, at f = 10MHz, WE# = VIH, VDD = VDD(Max)
ISB	Standby current (CMOS input)		40	μΑ	CE# = VIHC , VDD = VDD(Max)
Ili Iol	Input Leak current Output Leak current		10 10	μA μA	VIN = Vss to VDD, VDD = VDD(Max) VOUT = Vss to VDD, VDD = VDD(Max)
VIL VILC VIH VIHC VH	Input Low Voltage Input Low Voltag (CMOS) Input High Voltag Input High Voltge (CMOS) Supervoltage for RESET#	VDD*0.8 VDD-0.2 11.4	VDD*0.2 0.2	V V V V	Continuance adding time: 15s(Min)
Vol Voh	Output Low Voltag Output High Voltag	VDD-0.2	0.2	V V	$IOL = 100\mu A$ , $VDD = VDD(Min)$ $IOH = -100\mu A$ , $VDD = VDD(Min)$

0

8



# [Recommend System Power-up Timings]

Symbol	Parameter	Max	Units
	Power-up to Read Operation	200	µs
	Power-up to Write Operation	200	µs

Note(1): This parameter is measured only for initial qualification and after a design or process change that could affect this parameter

# [Capacitance (Ta = 25°C, f = 1MHz, other pins open)]

Symbol	Parameter	Test Condition	Max
C <sub>DQ</sub> <sup>(1)</sup>	I/O Pin Capacitance	VDQ = 0V	12PF
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	VIN = 0V	6PF

Note(1): This parameter is measured only for initial qualirication and after a design or process change that could affect this parameter.

# [Reliability Characteristic]

Symbol	Parameter	Min Spec	Units
Nend <sup>(1)</sup>	Endurance	10,000 <sup>(2)</sup> 100,000 <sup>(3)</sup>	Cycle/Sector
TDR <sup>(1)</sup>	Data Retention	10	Years

Note(1): This parameter is measured only for initial qualirication and after a design or process change that could affect this parameter.

Note(2): In case of Block Erase and Chip Erase.

Note(3): In case of Sector Erase.



# [AC Characteristic]

# **Read Cycle Timing Parameters**

Symbol	Parameter	Min	Max	Units
Trc	Raed Cycle Time	80		ns
TCE	CE# Access Time		80	ns
TAA	Address Access Time		80	ns
TOE	OE# Access Time		40	ns
TcLz <sup>(1)</sup>	BE# Low to Active Output	0		ns
Tolz <sup>(1)</sup>	OE# Low to Active Output	0		ns
TcHz <sup>(1)</sup>	BE# High to High-Z Output		30	ns
Тонz <sup>(1)</sup>	OE# High to High-Z Output		30	ns
Тон <sup>(1)</sup>	Output Hold from Address Change	0		ns
TRP	RESET# Puls Width	500		ns
TRHR	RESET# High before READ	50		ns
Try	RESET# Low to READ Mode		200	μs

# **Erase, Program Cycle, Timing Parameters**

Symbol	Parameter	Min	Тур	Max	Units
Твр	Word Program Time			20	μs
Tse	Sector Erase Time		15	1200	ms
TLE	Block Erase Time			25	ms
Тве	Chip Erase Time			100	ms
Tas	Address Setup Time	0			ns
Тан	Address Hold Time	50			ns
TCES	CE# Setup Time	0			ns
Тсен	CE# Hold Time	0			ns
Twes	WE# Setup Time	0			ns
TWEH	WE# Hold Time	0			ns
Toes	OE# High Setup Time	0			ns
Тоен	OE# High Hold Time	0			ns
Twp	WE# Puls Low Width	50			ns
Twph	WE# Puls High Time	30			ns
Tos	Data Setup Time	50			ns
Тон	Data Hold Time	0			ns
TVDDR <sup>(1)</sup>	VDD Rise Time	0.1		50	ms
TEVA	Erase Verify Entry Time	150			ns
TIDA	ID READ / Exit Cycle Time	150			ns
Твү	RY# / BY# Delay Time	80			ns

Note:(1) This parameter is measured only for initial qualification and after a desgin or process change that could affect this parameter.








Figure 3: Read Cycle Timing Diagram



Exsample for Word Mode, in Byte Mode A-1=Address Input

Figure 4-1: WE# Controlled Word Program Cycle Timing Diagram



Exsample for Word Mode, in Byte Mode A-1=Address Input

Figure 4-2: CE# Controlled Word Program Cycle Timing Diagram





Figure 5-1: Chip Erase Cycle Timing Diagram



Exsample for Word Mode, in Byte Mode A-1= Don't care

Figure 5-2: Block Erase C ycle Timing Diagram





Figure 5-3: Sector Erase Cycle Timing Diagram





Exsample for Word Mode, in Byte Mode A-1= Address Input

Figure 6: Data# Polling Timing Diagram




Figure 7: Toggle Bit Timing Diagram






Figure 8: Software ID Entry and Read




Figure 9: Software ID Exit






Figure 10: RY/BY# Outputt





Figure 11: Reset Timing





AC test inputs are driven at  $V_{IHT}$  ( $V_{DD}$ \*0.9) for a logic "1" and  $V_{ILT}$  ( $V_{DD}$ \*0.1) for a logic "0" Measurement reference points for inputs and outputs are at  $V_{HT}$  ( $V_{DD}$ \*0.7) and  $V_{LT}$  ( $V_{DD}$ \*0.3) Input rise and fall times (10% to 90%) are <10 ns.

Figure 12: AC I/O Reference Waveforms




Figure 13: A Test Load Example






Figure 14: Chip Erase Flowchart

Figure 15: Block Erase Flowchart




Figure 16: Sector Erase Flowchart

Figure 17: Word Program Flowchart






Figure 18: End of Erase or Program Wait Options Flowchart