LCD Module Specification

Model: LG160323-SFLYH6V

Table of Contents


•	COVER & CONTENTS · · · · · · · · · · · · · · · · · · ·	1
•	BASIC SPECIFICATIONS · · · · · · · · · · · · · · · · · · ·	2
•	ABSOLUTE MAXIMUM RATINGS · · · · · · · · · · · · · · · · · · ·	3
	ELECTRICAL CHARACTERISTICS · · · · · · · · · · · · · · · · · · ·	
•	MPU INTERFACE · · · · · · · · · · · · · · · · · · ·	7
	OPERATING PRINCIPLES & METHODES · · · · · · · · · · · · · · · · · · ·	9
	INSTRUCTION CODES · · · · · · · · · · · · · · · · · · ·	11
•	POWER ON INITIALIZATION · · · · · · · · · · · · · · · · · · ·	16
•	DISPLAY DATA RAM ADDRESS MAP ••••••••••	17
•	CONNECTION WITH 8051 FAMILY MPU ·····	18
•	ELECTRO—OPTICAL CHARACTERISTICS ·····	19
•	DIMENSIONAL OUTLINE · · · · · · · · · · · · · · · · · · ·	21
•	LCD MODULE NUMBERING SYSTEM ·····	22
•	PRECAUTIONS FOR USE OF LCD MODULE ······	23

1. BASIC SPECIFICATIONS

1.1 Features

Display Format	:	160 X 32 Dots					
LCD Mode	:	STN-Yellow green-Positive-Transflective					
Driving Method	:	1/48 Duty, 1/5 Bias					
Viewing Direction	:	6:00					
Backlight	:	LED, yellow green color					
Outline Dimension	:	116.0(W) X 44.0(H) X 14.0(T)	mm				
Viewing Area	:	99.0(W) X 24.0(H)	mm				
Dot Size	:	0.55 X 0.56	mm				
Dot Pitch	:	0.59 X 0.60	mm				
Weight	:	70	g				
Controller	:	SED1521DAA					

1. 2 Block Diagram



1.3 Terminal Functions

Pin No.	Symbol	Level	Function
1	A0	H/L	H: Display data L: Instruction code
2	/CS2	L	Chip selection for IC2, active "L"
3	/CS1	L	Chip selection for IC1, active "L"
4	/RD(E)	H/L	 /RD signal for 80 series MPU: Read data when /RD is "L". Enable signal for 68 series MPU: Read data when E is "H", write data at falling edge of E.
5	/WR(R/W)	H/L	/WR signal for 80 series MPU: Write data at rising edge of /WR. R/W signal for 68 series MPU: R/W="H" : Read, R/W="L": Write.
6	VDD	+5V	Power supply for Logic
7	Vss	0V	Ground
8	DB0	H/L	Data Bit0
9	DB1	H/L	Data Bit1
10	DB2	H/L	Data Bit2
11	DB3	H/L	Data Bit3
12	DB4	H/L	Data Bit4
13	DB5	H/L	Data Bit5
14	DB6	H/L	Data Bit6
15	DB7	H/L	Data Bit7
16	RST	H/L	Reset and interface type selection terminal. For 80 series MPU: Reset at falling edge, /RST="L" after reset; For 68 series MPU: Reset at rising edge, /RST="H" after reset.
17	Vo	-	Operating voltage for LCD (contrast adjusting)
18	Vout	-5V	Output voltage for LCD driving
19	LEDA	+5V	Power supply for LED backlight
20	LEDK	0V	Power supply for LED backlight

2. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Min.	Max.	Unit
Supply Voltage(Logic)	VDD-VSS	-0.3	7.0	V
Supply Voltage(LCD)	VDD-VO	-0.3	13.5	V
Input Voltage	VI	-0.3	VDD+0.3	V
Operating Temp.	Topr	-20	70	°C
Storage Temp.	Tstg	-30	80	°C


3. ELECTRICAL CHARACTERISTICS

3.1 DC Characteristics

(VDD=5.0V±10%, Ta=25℃)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Voltage (Logic)	Vdd		4.5	5.0	5.5	V
Supply Voltage (LCD Drive)	VDD-VO			7.2		V
Input High Voltage	VIH		2.0		Vdd	V
Input Low Voltage	VIL		0		0.8	V
Output High Voltage	Vон	IOH=-3.0mA	2.4		Vdd	V
Output Low Voltage	VOL	IOL= 3.0mA	0		0.4	V
Supply Current (Logic)	IDD	VDD=5.0V		4.5	6.0	mA

Parameters	Signal	Symbol	Min.	Max.	Condition	Unit			
Address Set-up Time	4.0	t aw8	20						
Address Hold Time	A0	t ah8	10						
System Cycle Time	/RD	tcyc8	1000						
Control Pulse Width	/WR	tcc	200						
Data Set-up Time		tds8	80			ns			
Data Hold time		tdh8	10						
/RD Access Time	D0~D7	t _{ACC8}		90	0. 400.5				
Output Disable Time		tснв	10	60	CL=100pF				



(VDD=5.0V±10%, Ta=25℃)






Fig.1 Bus Read/Write Timing(80 Series MPU)

$(VDD=5.0V\pm10\%, Ta=25\%)$								
Paramete	rs	Signal	Symbol	Min.	Max.	Condition	Unit	
System Cycle Time			tcyc6	1000				
Address Set-up Time		A0, R/W	t AW6	20				
Address Hold Time			t AH6	10				
Enable Pulse	Read	-	E tew	100				
Width	Write	E		80			ns	
Data Set-up T	ime		tds6	80				
Data Hold Tim	ie		tdh6	10				
Output Disable Time		D0~D7	toh6	10	60	0. 400-5		
Access Time			tACC6		90	CL=100pF		






(VDD=5.0V±10%, Ta=25℃)

Item	Item Symbol		Min.	Тур.	Max.	Unit
Forward Voltage	Vf		3.9	4.1	4.3	V
Forward Current	lf	Vf=4.1V		240		mA
Peak Wave Length	λр	lf=240mA		568		nm

3.4 LED Backlight Characteristics (Ta=25°C)

3.5 Power Supply



Note: 5V voltage for the LED backlight power supply should be supplied to Pin19 (LEDA) and Pin20 (LEDK) terminal of the interface, it should not be supplied to the Anode/Cathode terminal of the LED backlight directly.

4. MPU INTERFACE

4.1 Selection of Interface Type

The SED1521 uses 8 bits bi-directional data bus (DB0–DB7) to transfer data. The /RST terminal is capable of selecting MPU interface: setting the level of /RST to either "H" or "L" can provide direct interface of the SED1521 with a 68 or 80 series MPU. With /CS at high level, the SED1521 is independent from the MPU bus and stays in standby mode. In this mode, however, the reset signal is input independently of the internal status.

Level of /RST	Type of MPU	A0	E	R/W	/CS	DB0~DB7
"L" active	68 MPU	Ť	1	Ť	1	1
"H" active	80 MPU	Ť	/RD	/WR	1	1

For 68 series MPU: /RST active "L", reset at rising edge, /RST="H" after reset. For 80 series MPU: /RST active "H", reset at falling edge, /RST="L" after reset.

4.2 Identification of data bus signal

The SED1521 uses a combination of A0, E, R/W (/RD, /WR) to identify the data bus signal.

Common	68 MPU	80	MPU	Function
A0	R/W	/RD	/WR	Function
1	1	1 0 1 Read display		Read display data
1	0	1 0		Write display data
0	1	0	1	Read status
0	0	1 0		Write instruction

When interface with 68 series MPU:

For read operation (/CS=0,R/W=1), display data or status appears at DB0 to DB7 while E is in "H" level; for write operation (/CS=0, R/W=0), display data or instruction code at DB0 to DB7 is latched to SED1521 at the falling edge of E.

When interface with 80 series MPU:

For read operation (/CS=0, /WR=1), display data or status appears at DB0 to DB7 while /RD is in "L" level; for write operation (/CS=0, /RD=1), display data or instruction code at DB0 to DB7 is latched to SED1521 at the rising edge of /WR.

4.3 Access to Display Data RAM and Internal Register

The SED1521 is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the display data RAM or internal register.

When MPU writes data into the display data RAM, the data is held in the bus-holder at first, and then written into the display data RAM automatically by internal operation. In the case when MPU reads the content of the display data RAM, in the first data read cycle (dummy), the data is stored on the bus-holder. In the next data read cycle, the data is read from the bus-holder to the system bus. Therefore, one dummy read is required after address setting or write cycle.

5. OPERATING PRINCIPLES & METHODES

5.1 Busy Flag

When internal circuits are in the operation mode, the Busy flag (BF) is "1", and any instruction other than Read Status is inhibited. The busy flag is output at D7 terminal by the Read Status instruction.

5.2 Display Start Line Register

The display start line register is a pointer register which indicates the address in the display data RAM corresponding to COM0 (normally it displays the top line of the LCD panel). It is used for scrolling the display or changing the page from one to another. Executing the Set Display Start Line instruction sets 5 bits of display start address in this register.

5.3 Column Address Counter

The column address counter is a 7-bit presettable counter which gives column address of the display data RAM. The counter increases "1" when the Read/Write Display Data instruction is executed. The count up stops at 50H (over 50H is non existing address) automatically by the count lock function.

The column address counter is independent from the page register.

5.4 Page Register

This register gives page address of the display data RAM. The Set Page Address instruction permits the MPU to access a new page of the display data RAM.

5.5 Display Data RAM

Display Data RAM stores the bit image display data (each bit corresponds to a pixel on the LCD panel). Since the MPU and LCD driver circuit operate independently of each other, data can be changed asynchronously without adverse effect on the display. One bit of the display data RAM is assigned to one dot of LCD:

LCD on = "1"

LCD off = "0"

The ADC Select instruction inverts the assignment relationship between the display data RAM column address and the segment output.

5.6 Reset Circuit

The SED1521 performs following initialization by detecting the rising or falling edge of /RST terminal after the power turns on: (a) Display off

- (b) Display start line register: First line
- (c) Static drive off
- (d) Column address counter: Address 0
- (e) Page address register: Page 0
- (f) Select duty: 1/32
- (g) Select ADC: Forward (ADC instruction D0 = "0", ADC status flag = "1")
- (h) Read modify write mode off

The RST terminal is level-sensed to select an MPU interface mode.

For interfacing with 80 series MPU, an "H" active reset signal is input to RST. For interfacing with 68 series MPU, an "L" active reset signal is input to RST.

By the Reset instruction, the initialization of (b), (d) and (e) mentioned above are executed.

6. INSTRUCTION CODES

Instruction						Cod	е								
	A0	/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0	Desc	cription		
Display On/Off	0	1	0	1	0	1	0	1	1	1	0/1	Whole Display On/Off. 1: On, 0: Off (power save mode if the static drive on)			
Display Start Line	0	1	0	1	1	0	D	isplay (/ Start (0—3	Addro 1)	ess	Determines the d corresponding to			
Page Address Set	0	1	0	1	0	1	1	1	0		age -3)	Sets the page of the page registe	display data RAM to r.		
Column Address Set	0	1	0	0				mn A 0—7	ddres 9)	S			address of display column register.		
Status Read	0	0	1	B U S Y	A D C	ON / OFF	R E S E T	0	0	0	0	0: Read ADC 1: CW 0: CCW	s: rnal operating dy output (forward) V output (reverse) olay 0ff, 0: Display on		
Write Display Data	1	1	0				Write	e Data	a			Writes data to the display data RAM. Accesses the predetermined address of the display data RAM.			
Read Display Data	1	0	1				Read	d Data	a			Reads data from the display data RAM.	The column address increases "1" after read or write.		
ADC Select	0	1	0	1	0	1	0	0	0	0	0/1	assignment bet column addres driver outputs.	Used to invert relationship of assignment between display RAM column addresses and segment driver outputs. 0: CW output (forward)		
Static Drive On/Off	0	1	0	1	0	1	0	0	1	0	0/1	Selects normal di driving operatior	splay or static n. g (power saving)		
Duty Ratio Select	0	1	0	1	0	1	0	1	0	0	0/1	Selects the duty r 1: 1/32 Duty	atio. 0: 1/16 Duty		
Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increases column	address counter by data is written but		
End	0	1	0	1	1	1	0	1	1	1	0		he read modify write		
Reset	0	1	0	1	1	1	0	0	0	1	0	Sets the display	start line register to address register and gister to "0".		
Power Save Dual command)	0 0	1 1	0 0	1 1	0 0	1 1	0 0	1 0	1 1	1 0	0 1	Sets the power s selecting display driving on.	save mode by		

6.1 Display On/Off

A0	/RD	/WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	0	1	0	1	0	1	1	1	D

D = 0: Display off

D = 1 : Display on

This instruction executes whole display on/off no relation with the data in the display data RAM and internal conditions.

When the static driving mode is selected (static drive on) in display off status, the internal circuit put on the power save mode.

6.2 Display Start Line

A0	/RD	/WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	0	1	1	0	A4	A3	A2	A1	A0

This instruction sets the line address in the display data RAM corresponding to COM0 which display at the top line of LCD panel. Display begins with the specified line address and covers as many lines as matching the display duty in address ascending order. Therefore, the smooth scroll for vertical direction by changing the start line address one by one or page switching are available by this instruction.

6.3 Page Address Set

A0	/RD	/RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	0	1	0	1	1	1	0	A1	A0

When MPU accesses the display data RAM, the page address corresponding to the row address must be selected. The access in the display data RAM is available by setting the page and column address. Changing the page address causes no change in display.

6.4 Column Address Set

A0	/RD	/RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	0	0	A6	A5	A4	A3	A2	A1	A0

This instruction sets the column address in the display data RAM. When the MPU

accesses the display data RAM continuously, the column address increases "1" automatically. The increment of the column address is stopped by the address of 50H automatically, but the page address is not changed even if the column address increases to 50H.

6.5 Status Read

A0	/RD	/WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

This instruction reads out the internal status.

- BUSY : BUSY="1" means that the system is performing an internal operation or is in reset cycle. No instruction is accepted before BUSY = "0".
- ADC : Indicates the output correspondence of column addresses to segment drivers.
 - 0: Inverted (column address 79-n **Bà** segment driver n)
 - 1: Forward (column address n **Bà** segment driver n)
- ON/OFF: Indicates whole display on or off.
 - 0: Whole display on
 - 1: Whole display off

Note: The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

- RESET : Indicates that system is being initialized by the /RST signal or Reset instruction.
 - 0: Display mode
 - 1: Being reset

6.6 Write Display Data

AO	/RD	/WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	0	D7	D6	D5	D4	D3	D2	D1	D0

This instruction writes the 8-bit data from MPU to the display data RAM. The column address increases "1" automatically when writing.

6.7 Read Display Data

A0	/RD	/WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	1	D7	D6	D5	D4	D3	D2	D1	D0

This instruction reads out the 8-bit data from the display data RAM addressed by the column and page address. Incase of the Read Modify Mode is off, the column address increases "1" automatically after each read out.

One time of dummy read must be required after column address setting.

6.8 ADC Select

A0	/RD	/WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	0	1	0	1	0	0	0	0	D

D = 0: Clockwise output (forward)

D = 1: Counterclockwise output (reverse)

This instruction sets the correspondence of column address in the display data RAM and segment driver output. In other words, the Select ADC instruction can software-invert the order of segment driver output pins, this makes IC layout flexible in LCD module assembly.

6.9 Static Drive On/Off

A0	/RD	/WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	0	1	0	1	0	0	1	0	D

D = 0: Static drive off (Normal operation)

D = 1: Static drive on (Whole display turns on)

This instruction forces all display to be on and, at the same time, all common output to be selected.

When the Display Off mode is selected (Display Off) in static drive on status, the internal circuits put on the power save mode.

6.10 Duty Select

A0	/RD	/WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	0	1	0	1	0	1	0	0	D

D = 0: 1/16 Duty

This instruction sets the LCD driving duty ratio.

6.11 Read Modify Write

A0	/RD	/WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	0	1	1	1	0	0	0	0	0

This instruction is used with the End instruction in pair. Once it has been entered, the column address increases "1" automatically when display data write instruction is executed, but the address is not changed when the display data read instruction is executed. This mode will stay until the End instruction is entered. When the End instruction is entered the column address returns to the address where the Read Modify Write instruction was entered. This function lessens the load of the MPU when the data in a specific display area are repeatedly updated (as blinking cursor). Even in the Read Modify Write mode, any instruction other than Column Address Set can be used.

6.12 End

A0	/RD	/WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	0	1	1	1	0	1	1	1	0

This instruction releases the Read Modify Write mode and the column address returns to the address where the Read Modify Write mode is entered.

6.13 Reset

A0	/RD	/WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	0	1	1	1	0	0	0	1	0

This instruction executes the following initialization without changing the display data RAM:

(a) Sets the 1st line in the display start line register.

(b) Sets the page 3 in the page register.

The initialization at power-on is performed not by the Reset instruction but by a reset signal applied to the /RST terminal.

6.14 Power Save (Dual Command)

When both of display off and static drive on are executed, the internal circuits put on the power save mode and the current consumption is reduced as same as stand by current. The internal status in this mode is as follows:

(a) Stop the LCD driving. Segment and Common drivers output VDD level.


- (b) Stop the oscillation or inhibit the external clock input.
- (c) Keep the display data and operating mode.

The power save mode is released by display on or static drive off instruction.

A resistor division circuit is used to give LCD driving voltage level. To reduce the total current consumption, the current flowing into the resistors must be cut off by the power save signal.

7. POWER ON INITIALIZATION


When power on, take the following sequence to initialize the LCD module.




8. DISPLAY DATA RAM ADDRESS MAP

Page Address A1, A0=	Display Data			1st SED151						2nd SED1521						Line Address	Common	
	[D0															00	COM0
	[D1															01	COM1
	[D2												1			02	COM2
0.0	[D3															03	COM3
0, 0	[D4															04	COM4
	[D5															05	COM5
	[D6															06	COM6
	[D7															07	COM7
	[D0															08	COM8
	D1																09	COM9
	D2																0A	COM10
0.4	D3																0B	COM11
0, 1	D4													[0C	COM12
	D5																0D	COM13
	D6																0E	COM14
	[D7															0F	COM15
	[D0															10	COM16
	D1																11	COM17
	D2																12	COM18
	D3																13	COM19
1, 0	D4																14	COM20
	D5																15	COM21
	D6																16	COM22
	D7																17	COM23
	D0																18	COM24
	D1																19	COM25
	D2																1A	COM26
	D3																1B	COM27
1, 1	D4																1C	COM28
	D5																1D	COM29
	D6																1E	COM30
	D7																1F	COM31
Column Address				-				. –	. –	_	-							
	A D	D=0	00	01	02		4D	4E	4F	00	01	02		4D	4E	4F		
	č	D=1	4F	4E	4D		02	01	00	4F	4E	4D		02	01	00		
															~	6		
	Seg	gment	SEGO	SEG1	SEG2		SEG77	SEG78	SEG79	SEG80	SEG81	SEG82		SEG157	SEG158	SEG159		


9. CONNECTION WITH 8051 FAMILY MPU



a. Application Circuit 1



b. Application Circuit 2




c. Application Circuit 3


Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
View Angle	Φ2-Φ1	K≥2, θ=0°		60		Deg	Note1, Note2	
Contrast	К	Φ=0°,θ=0°	3				Note3	
	tr (rise)	Φ=0°,θ=0°		250		ms		
Response Time	se Time tf (fall)			250		ms	Note3	

10. ELECTRO—OPTICAL CHARACTERISTICS (Ta=25℃)


Note1: Definition of Viewing Angle $\,\theta\,$, Φ




Note2: Definition of viewing Angle Range: $\Phi 1, \Phi 2$




Note3: Definition of Contrast



Note4: Definition of Response Time





11. DIMENSIONAL OUTLINE

12. LCD MODULE NUMBERING SYSTEM

(L 1)	G	160 (3)	32 (4)	3	—	S (6)	F	L (8)	Y	H	6	V (12)	—	XXX (13)
(1)	(2)	(3)	(4)	(5)		(0)	(7)	(8)	(9)	(10)	(11)	(12)		(13)
(1)	Br	and													
(2)) Module type														
	C - Character module														
	G - Graphic module														
(3)	Di	splay fo	ormat												
	(Charact	ter modul	e : Num	ber of o	charac	ters p	er line	, two o	digits	XX				
	(Graphic	c module	: Num	ber of c	columr	ns, tow	or thr	ee dig	gits XX	〈 or X〉	(X			
(4)	Di	splay fo	ormat												
	(Charact	ter modul	e : Num	ber of I	ines, c	one dig	git X							
	Graphic module : Number of rows, two or three digits XX or XXX														
(5)	(5) Development number : One digit X (1~9, A~Z)														
(6)	LC	D mod	le												
	T - TN Positive, GrayN - TN Negative, Blue														
	S - STN Positive, Yellow-green G - STN Positive, Gray														
	B - STN Negative, Blue F - FSTN Positive, White														
			N Negati	ve, Blad	ck		L - F:	STN N	legativ	ve, Bl	ue				
(7)		olarizer					_		_	_					
(-)		R - Ref		F - ⊤	ransfleo	ctive	N	I - Tra	nsmis	sive					
(8)		cklight					_	- -		=			-	005	
(0)			nout back	light	L - Arı	ray LE	D	D - Ec	ige lig	int LE	DE	- EL	C.	- CCFL	-
(9)		acklight		Б	Dhia	14			~	C *** **					
		r - reild A - Amt	ow-green		- Blue - Red		- Whi		-	Greer		okliak	. +		
(10)			g tempera			IVI	- wun		INII		nout ba	ackligi	IL		
(10)	-	-	ndard tem		-	±20 °C	`) F		anda	d Tom	noratu	ro (-2	20 ~ +7	70 °C)	
(11)			lirection	peratur		100 0	,, ,				peratu		.0 ~ 17	00)	
()		3 - 3:00		6:00	9 – 9·0	0	U – 12	··00							
(12)			onverter		• • • •		•								
()			I – Witho	ut DC-D	C conv	erter	v -	- Built	in DC	-DC o	conver	ter			
(13)		rsion co					-	•	- •			-			
			– Version	code											

13. PRECAUTIONS FOR USE OF LCD MODULE

13.1 Handing Precautions

- 1) The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.
- 2) If the display panel is damaged and the liquid crystal substance inside it leaks out, be sure not to get any in your mouth. If the substance comes into contact with your skin or clothes, promptly wash it off using soap and water.
- 3) Do not apply excessive force on the surface of display or the adjoining areas of LCD module since this may cause the color tone to vary.
- 4) The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.
- 5) If the display surface of LCD module becomes contaminated, blow on the surface and gently wipe it with a soft dry cloth. If it is heavily contaminated, moisten cloth with one of the following solvents.
 - · Isopropyl alcohol
 - · Ethyl alcohol

Solvents other than those mentioned above may damage the polarizer. Especially, do not use the following:

- · Water
- · Ketone
- · Aromatic Solvents
- 6) When mounting the LCD module make sure that it is free of twisting, warping, and distortion. Distortion has great influence upon display quality. Also keep the stiffness enough regarding the outer case.
- 7) Be sure to avoid any solvent such as flux for soldering never stick to Heat-Seal. Such solvent on Heat-Seal may cause connection problem of heat-Seal and TAB.
- 8) Do not forcibly pull or bend the TAB I/O terminals.
- 9) Do not attempt to disassemble or process the LCD module.
- 10)NC terminal should be open. Do not connect anything.
- 11) If the logic circuit power is off, do not apply the input signals.
- 12)To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
 - Be sure to ground the body when handling the LCD module.
 - Tools required for assembly, such as soldering irons, must be properly grounded.
 - To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.
 - The LCD module is coated with a film to protect the display surface. Exercise care when peeling off this protective film since static electricity may be generated.
- 13.2 Storage Precautions

- When storing the LCD module, avoid exposure to direct sunlight or to the light of fluorescent lamps and high temperature/high humidity. Whenever possible, the LCD module should be stored in the same conditions in which they were shipped from our company.
- 2) Exercise care to minimize corrosion of the electrodes. Corrosion of the electrodes is accelerated by water droplets or a current flow in a high humidity environment.

13.3 Design Precautions

- 1) The absolute maximum ratings represent the rated value beyond which LCD module can not exceed. When the LCD modules are used in excess of this rated value, their operating characteristics may be adversely affected.
- To prevent the occurrence of erroneous operation caused by noise, attention must be paid to satisfy VIL, VIH specification values, including taking the precaution of using signal cables that are short.
- 3) The liquid crystal display exhibits temperature dependency characteristics. Since recognition of the display becomes difficult when the LCD is used outside its designated operating temperature range, be sure to use the LCD within this range. Also, keep in mind that the LCD driving voltage levels necessary for clear displays will vary according to temperature.
- 4) Sufficiently notice the mutual noise interference occurred by peripheral devices.
- 5) To cope with EMI, take measures basically on outputting side.
- 6) If DC is impressed on the liquid crystal display panel, display definition is rapidly deteriorated by the electrochemical reaction that occurs inside the liquid crystal display panel. To eliminate the opportunity of DC impressing, be sure to maintain the AC characteristics of the input signals sent to the LCD Module.

13.4 Others

1) Liquid crystals solidify under low temperatures (below the storage temperature range) leading to defective orientation or the generation of air bubbles (black or white).

Air bubbles may also be generated if the LCD module is subjected to a strong shock at a low temperature.

- 2) If the LCD modules have been operating for a long time showing the same display patterns, the display patterns may remain on the screen as ghost images and a slight contrast irregularity may also appear. A normal operating status can be regained by suspending use for some time. It should be noted that this phenomenon does not adversely affect performance reliability.
- 3) To minimize the performance degradation of the LCD modules resulting from destruction caused by static electricity, etc., exercise care to avoid touching the following sections when handling the module:
 - · Terminal electrode sections.
 - Part of pattern wiring on TAB, etc.