# LH0032/LH0032C

## National Semiconductor

## LH0032/LH0032C Ultra Fast FET Operational Amplifier

### **General Description**

The LH0032/LH0032C is a high slew rate, high input impedance differential operational amplifier suitable for diverse application in fast signal handling. The high allowable differential input voltage, ease of output clamping, and high output drive capability particularly suit it for comparator applications. It may be used in applications normally reserved for video amplifiers allowing the use of operational gain setting and frequency response shaping into the megahertz region.


#### Features

- 500 V/µs slew rate
- 70 MHz bandwidth
- 10<sup>12</sup>Ω input impedance

#### Cohemotic and Connection Discussion

- 5mV max. input offset voltage
- FET input
- Offset null with single pot
- No compensation for gains above 50
- Peak output current to 100 mA

The LH0032's wide bandwidth, high input impedance and high output capacity make it an ideal choice for applications such as summing amplifiers in high speed D to A's, buffers in data acquisition systems, and sample and hold circuits. Additional applications include high speed integrators and video amplifiers. The LH0032 is guaranteed over the temperature range  $-55^{\circ}$ C to  $+125^{\circ}$ C and the LH0032C is guaranteed from  $-25^{\circ}$ C to  $+85^{\circ}$ C.



## LH0032/LH0032C

### **Absolute Maximum Ratings**

Supply Voltage, V <sub>S</sub>		±18V
Input Voltage, V <sub>IN</sub>		±V <sub>S</sub>
Differential Input Voltag	e	$\pm 30V \text{ or } \pm 2V_S$
Power Dissipation, P <sub>D</sub>		
$T_A = 25 °C$		/W to 125°C (Note 1)
$T_C = 25 \degree C$	2.2W, derate 70°C	/W to 125°C (Note 1)
Operating Temperature	Range, T <sub>A</sub>	
LH0032G		-55°C to +125°C
LH0032CG		-25°C to +85°C
Operating Junction Temperature, T <sub>J</sub>		175°C
Storage Temperature Ra	-65°C to +150°C	
Lead Temperature (sold	300°C	

#### DC Electrical Characteristics $V_S = \pm 15V$ , $T_{MIN} \le T_A \le T_{MAX}$ unless otherwise noted

Parameter		Test Conditions		LH0032G			LH0032CG			11-14-
				Min.	Тур.	Max.	Min.	Typ.	Max.	Units
Vos	Input Offset Voltage		$T_A = T_J = 25 ^{\circ}C \text{ (Note 2)}$		2	5 10		2	15 20	mV
ΔV <sub>OS</sub> /ΔT	Average Offset Voltage Drift				25			25		μV/°C
los	Input Offset Current	V <sub>IN</sub> = 0	$T_J = 25 °C (Note 2)$ $T_A = 25 °C (Note 3)$ $T_J = T_A = T_{MAX}$			25 250 25			50 500 5	pA pA nA
IB	Input Bias Current		T <sub>J</sub> = 25°C (Note 2) T <sub>A</sub> = 25°C (Note 3) T <sub>J</sub> = T <sub>A</sub> = T <sub>MAX</sub>			100 1 50			500 5 15	pA nA nA
VINCM	Input Voltage Range		· · · · · · · · · · · · · · · · · · ·	±10	±12		±10	±12		V
CMRR	Common Mode Rejection Ratio	ΔV <sub>IN</sub> = 10\	1	50	60		50	60		dB
A <sub>VOL</sub>	Open-Loop Voltage Gain	$V_0 = \pm 10$ $R_L = 1 k\Omega$	$f = 1 \text{ kHz}$ $T_J = 25 ^{\circ}\text{C}$	60 57	70		60 57	70		dB
Vo	Output Voltage Swing	$R_L = 1 k\Omega$		±10	±13.5		±10	±13		V
Is	Power Supply Current	$T_{\rm J} = 25 ^{\circ}{\rm C}, I_{\rm O} = 0$		1.	18	20		20	22	mA
PSRR	Power Supply Rejection Ratio	$\Delta V_{\rm S} = 10 V$	·	50	60		50	60		dB

#### AC Electrical Characteristics $V_S = \pm 15V$ , $R_L = 1 k\Omega$ , $T_J = 25 °C$


Parameter		Conditions		· Min.	Тур.	Max.	Units
SR	Slew Rate	$A_V = +1$		350	500		V/µs
ts	Settling Time to 1% of Final Value	A 1	$\Delta V_{IN} = 20V$		100		
ts	Settling Time to 0.1% of Final Value	- / ~v = - i,	ΔVIN - 20V		300		ns
t <sub>B</sub>	Small Signal Rise Time	$A_{V} = +1, \Delta V_{IN} = 1V$			8	20	
t <sub>D</sub>	Small Signal Delay time	1 ~~-	, <b>AVIN</b> - 14		10	25	

**Note 1:** In order to limit maximum junction temperature to +175°C, it may be necessary to operate with  $V_S < \pm 15V$  when  $T_A$  or  $T_C$  exceeds specific values depending on the  $P_D$  within the device package. Total  $P_D$  is the sum of quiescent and load-related dissipation. See Applications Notes AN277, "Applications of Wide-Band Buffer Amplifiers" and AN253, "High-Speed Operational-Amplifier Applications" for a discussion of load-related power dissipation.

**Note 2:** Specification is at 25°C junction temperature due to requirements of high-speed automatic testing. Actual values at operating temperature will exceed the value at  $T_J = 25$ °C. When supply voltages are ±15V, no-load operating junction temperature may rise 40-60°C above ambient and more under load conditions. Accordingly, V<sub>OS</sub> may change one to several mV, and I<sub>B</sub> and I<sub>OS</sub> will change significantly during warm-up. Refer to I<sub>B</sub> and I<sub>OS</sub> vs. temperature graph for expected values.

Note 3: Measured in still air 7 minutes after application of power.

#### Typical Performance Characteristics




LH0032/LH0032C

1


1-35

,



2

1-36



## LH0032/LH0032C

#### **Applications Information**

#### Power Supply Decoupling

The LH0032/LH0032C, like most high speed circuits, is sensitive to layout and stray capacitance. Power supplies should be by-passed as near to pins 10 and 12 as practicable with low inductance capacitors such as  $0.01\mu$ F disc ceramics. Compensation components should also be located close to the appropriate pins to minimize stray reactances.

#### **Input Current**

Because the input devices are FETs, the input blas current may be expected to double for each 11°C junction temperature rise. This characteristic is plotted in the typical performance characteristics graphs. The device will self-heat due to internal power dissipation after application of power thus raising the FET junction temperature 40-60°C above free-air ambient temperature when supplies are  $\pm 15V$ . The device temperature will stabilize within 5-10 minutes after application of power, and the input blas currents measured at that time will be indicative of normal operating currents. An additional rise would occur as power is delivered to a load due to additional internal power dissipation.

There is an additional effect on input bias current as the input voltage is changed. The effect, common to all FETs, is an avalanche-like increase in gate current as the FET gate-to-drain voltage is increased above a critical value depending on FET geometry and doping levels. This effect will be noted as the input voltage of the LH0032 is taken below ground potential when the supplies are  $\pm$ 15V. All of the effects described here may be minimized by operating the device with V<sub>S</sub>  $\leq \pm$ 15V.

These effects are indicated in the typical performance curves.

#### **Input Capacitance**

The input capacitance to the LH0032/LH0032C is typically 5 pF and thus may form a significant time constant with high value resistors. For optimum performance, the input capacitance to the inverting input should be compensated by a small capacitor across the feedback resistor. The value is strongly dependent on layout and closed loop gain, but will typically be in the neighborhood of several picofarads.

In the non-inverting configuration, it may be advantageous to bootstrap the case and/or a guard conductor to the inverting input. This serves both to divert leakage currents away from the non-inverting input and to reduce the effective input capacitance. A unity gain follower so treated will have an input capacitance under a picofarad.

#### **Heat Sinking**

While the LH0032/LH0032C is specified for operation without any explicit heat sink, internal power dissipation does cause a significant temperature rise. Improved bias current performance can thus be obtained by limiting this temperature rise with a small heat sink such as the Thermalloy No. 2241 or equivalent. The case of the device has no internal connection, so it may be electrically connected to the sink if this is advantageous. Be aware, however, that this will affect the stray capacitances to all pins and may thus require adjustment of circuit compensation values.

For additional applications information see Application Note AN-253.