LH28F032SUHTD-70 32 Mbit (2 Mbit x 16, 4 Mbit x 8) 5V Single Voltage Dual Work Flash Memory

CONTENTS	PAGE	CONTENTS	PAGE
FEATURES	2	4.0 BUS OPERATIONS, COMMAND AND STATUS REGISTER	os
1.0 INTRODUCTION	3	DEFINITIONS	10
2.0 DEVICE PINOUT	5 .	5.0 ELECTRICAL SPECIFICATION	S 16
3.0 MEMORY MAPS	8	6.0 PACKAGE AND PACKING SPECIFICATION	39

2



LH28F032SUHTD-70 32 MBIT (2 MBIT x 16, 4 MBIT x 8) 5V SINGLE VOLTAGE DUAL WORK FLASH MEMORY

LHF32SZ1

FEATURES

- Dual 16M-bit Banks Enable the Simultaneous Read/Write/Erase Operation
- 5V Write/Erase Operation (5V V_{pp})
 - No Requirement for DC/DC Converter to Write/Erase
 - Capable to Perform Erase, Write, Read for each Bank Independently (Impossible to Perform Read from both Banks at a Time)
- User-Selectable 3.3V or 5V V_{cc}
- User-Configurable x8 or x16 Operation
- Maximum Access Time:

70 ns (V_{cc} = 5.0V ± 0.25V) 80 ns (V_{cc} = 5.0V ± 0.5V) 120 ns (V_{cc} = 3.3V ± 0.3V)

- 0.64 MB/sec Write Transfer Rate
- 10 Thousand Erase Cycles per Block
- 56-Lead, 1.2mm x 14mm x 20mm TSOP Package
- Revolutionary Architecture
 - Pipelined Command Execution
 - Write During Erase
 - Command Superset of Sharp LH28F016SU
- 80 μA (Max.) 1 Both Banks in Standby
- 16 μA (Max.) Deep Power-Down
- 64 independently Lockable Blocks
- State-of-the-Art 0.55 µm ETOX^{™*} Flash Technology
- · Not designed or rated as radiation hardened

Sharp's LH28F032SUHTD-70 32-Mbit Flash Memory is a revolutionary architecture which enables the design of truly mobile, high performance, personal computing and communication products. With innovative capabilities, 5V single voltage operation and very high read/write performance, the LH28F032SUHTD-70 is also the ideal choice for designing embedded mass storage flash memory systems.

The LH28F032SUHTD-70 is the highest density, highest performance non-volatile read/write solution for solid-state storage applications. Its symmetrically blocked architecture (100% compatible with the LH28F008SA 8-Mbit Flash memory), extended cycling, low power 3.3V operation, very fast write and read performance and selective block locking provide a highly flexible memory component suitable for high density memory cards, Resident Flash Arrays and PCMCIA-ATA Flash Drives. The LH28F032SUHTD-70's dual read voltage enables the design of memory cards which can interchangeably be read/written in 3.3V and 5.0V systems. Its x8/x16 architecture allows the optimization of memory to processor interface. The flexible block locking option enables bundling of executable application software in a Resident Flash Array or memory card. Manufactured on Sharp's 0.55 µm ETOX[™] process technology, the LH28F032SUHTD-70 is the most cost-effective, high-density 3.3V flash memory.

LH28F032SUHTD-70 divides 32-Mbit into two areas. Each area can read/write/erase independently. For example, while you write and erase on one area, you can simultaneously read the data from the other area. This enables users to reduce the number of components in their system.

-				_
•	ETOX	is a	trademark of Intel corporation.	



1.0 INTRODUCTION

The data sheet is intended to give an overview of the chip feature-set and of the operating AC/DC specifications. Please refer to User's Manual also, to learn detail usage.

1.1 Product Overview

The LH28F032SUHTD-70 is a high performance 5V single voltage 32 Mbit (33,554,432 bit) block erasable non-volatile random access memory organized as either 1 Mword x 16 x 2 banks or 2 Mbyte x 8 x 2 banks. Pin assignment and memory map are shown in Figure 2 and Figure 3. All pin except of BE,# are shared by both banks, and BE,# is divided to BE,# and BE,# in order to select one of banks. BE,# is assigned to No.2 pin which is CE,#,in LH28F016SUT-70, BE,# is assigned to No.3 pin which is NC in LH28F016SUT-70. To select either bank (bank0), both BE,# and BE,# must be "L", and to select another bank(bank1), both BE,# and BE,# "L", you can select both banks (bank0 and bank1) at a time, except of Read operation (Array Read, Status Register Read).

Operation mode of bank0 and bank1 are as follows:

- 1) Both bank0 and bank1 are in Deep Power-Down (RP#="L").
- 2) Both bank0-and bank1 are in Standby (BE₀#="H" or BE₁₁#=BE₁₁#="H")
- Banko is in Standby and Bank1 is in active state of programming or erase, or banko is in active state of programming or erase and bank1 is in standby.
- 4) Both bank0 and bank1 are in active state (impossible to perform simultaneous read from both banks). In this case bank0 and bank1 perform independent operation, for example, after input Erase command to bank0 erase or program command to bank1 is succeeded, bank0 and bank1 perform each operation concurrently. If you turns both BE₁₁# and BE₁₁# "L" and performs full-chip erase to both banks, it takes same time of conventional 16M device's that to perform bank0 and bank1 erase.

LH28F032SUHTD-70 is succeeded enhanced features of LH28F016SUHT-70. Following includes principal features:

- 5V Write/Erase Operation (5V V_∞)
- 3.3V Low Power Capability
- Dedicated Block Write/Erase Protection

A 3/5# input pin reconfigures the device internally for optimized 3.3V or 5.0V read/write operation.

The LH28F032SUHTD-70 will be available in a 56-lead, 1.2mm thick, 14mm x 20mm TSOP type 1 package. This form factor and pinout allow for very high board layout densities.

A Command User Interface (CUI) serves as the system interface between the microprocessor or microcontroller and the internal memory operation.

Internal Algorithm Automation allows Byte/Word Writes and Block Erase operations to be executed using a Two-Write command sequence to the CUI.

Following commands which is performed in LH28F016SUHT-70 are also available in LH28F032SUHTD-70.

- · Page Buffer Writes to Flash
- Command Queuing Capability
- Automatic Data Writes During Erase
- Software Locking of Memory Blocks
- · Two-Byte Successive Writes in 8-bit Systems
- Erase All Unlocked Blocks

Writing of memory data is performed in either byte or word increments typically within 8 μsec, a 25% improvement over the LH28F008SA. A Block Erase operation erases each one block of 32 blocks in bank0 and bank1 in typically 0.7 sec, independent of the other blocks, which is about 55% improvement over the LH28F008SA.

The LH28F032SUHTD-70 incorporates two Page Buffers of 256 Bytes (128 Words) each bank0 and bank1 to allow page data writes.

All operations are started by a sequence of Write commands to the device. Three Status Registers (described in detail later) and a RY/BY# output pin provide information on the progress of the requested operation. Because of the bank0,1 share RY/BY# output, they are treated as a wired-OR. When either of the bank0,1 is in active (except of read), RY/BY# outputs "L", therefore in order to know which bank is in active, it requires to read Status Register.

Command queuing is accepted up to two commands in each bank0,1 independently.

The LH28F032SUHTD-70 provides user-selectable block locking to protect code or data such as Device Drivers, PCMCIA card information, ROM-Executable OS or Application Code. Each block has an associated non-volatile lock-bit which determines the lock status of the block. In addition, the LH28F032SUHTD-70 incorporates Master Write Protection Pin(WP#). When WP# turns $V_{\rm LL}$ after Block Lock command was issued, the device realizes Block Lock capability. When WP# is $V_{\rm HI}$, any Write or Erase operation can be performed in spite of Block Lock status. When WP# is $V_{\rm R}$, please note following points.

- When WP# is V_{IL}, any execution for Block Lock command makes operation error. It is accomplished by keeping WP# V_{IH} to execute Block Lock command.
- 2.When WP# is V_L and also if power off occurs or Reset, Abort command is issued during executing Erase operation, there is a possibility that the Block in which Erase operation is in progress turns to protected Block and succeeding Erase/Write operation in that Block can not be executed. In this case, turn WP# to V_{IH} and also execute Block Erase operation for that Block or execute Bank Erase operation.



In LH28F032SUHTD-70, each bank0,1 contains three types of Status Registers to accomplish various functions:

- A Compatible Status Register (CSR) which is 100% compatible with the LH28F008SA Flash memory's Status Register. This register, when used alone, provides a straightforward upgrade capability to the LH28F032SUHTD-70 from a LH28F008SA-based design.
- A Global Status Register (GSR) which informs the system of command Queue status, Page Buffer status, and overall Write Status Machine (WSM) status.
- 32 Block Status Registers (BSRs) which provide block-specific status information such as the block lock-bit status.

The GSR and BSR memory maps for Byte-Wide and Word-Wide modes are shown in Figures 4.1 and 4.2.

The LH28F032SUHTD-70 incorporates an open drain RY/BY# output pin. This feature allows the user to ORtie many RY/BY# pins together in a multiple memory configuration such as a Resident Flash Array. Other configurations of the RY/BY# pin are enabled via special CUI commands and are described in detail in the LH28F016SU User's Manual.

The LH28F032SUHTD-70 also incorporates a dual bank-enable function with three input pins, BE₀# and BE_{1L}#, BE_{1H}#. These pins have exactly the same functionality as the regular chip-enable pin CE# on the LH28F008SA. For minimum chip designs, BE₀# may be tied to ground and use BE_{1L}# or BE_{1H}# as the bank enable input. The LH28F032SUHTD-70 uses the logical combination of these three signals to enable or disable the entire chip. Both BE₀# and BE_{1L}#, BE_{1H} must be active low to enable the device and if either one becomes inactive, the bank will be disabled. This feature, along with the open drain RY/BY# pin, allows the system designer to reduce the number of control pins used in a large array of 32-Mbit devices.

The BYTE# pin allows either x8 or x16 read/writes to the LH28F032SUHTD-70. BYTE# at logic low selects 8-bit mode with address A_0 selecting between low byte and high byte. On the other hand, BYTE# at logic high enables 16-bit operation with address A_0 becoming the lowest order address and address A_0 is not used (don't care). A device diagram is shown in Figure 1.

The LH28F032SUHTD-70 is specified for a maximum access time of each version, as follows:

Operating Temperature	Vcc Suply	Max. Access (tacc)
- 40 - 85 °C	4.75 - 5.25 V	70 ns
- 40 - 85 ℃	4.5 - 5.5 V	80 ns
- 40 - 85 °C	3.0 - 3.6 V	120 ns

The LH28F032SUHTD-70 incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in static mode of operation (addresses not switching).In APS mode, the typical I_{cc} current is 4 mA at 5.0V (2 mA at 3.3V), both bank0,1 are in active state.

A Deep Power-Down mode of operation is invoked when the RP# (called PWD# on the LH28F008SA) pin transitions low, any current operation is aborted and the device is put into the deep power down mode. This mode brings the device power consumption to less than 16µA, typically, and provides additional write protection by acting as a device reset pin during power transitions. When the power is turned on, RP# pin is turned to low in order to return the device to default configuration. When the 3/5# pin is switched, or when the power transition is occurred, or at the power on/off, RP# is required to stay low in order to protect data from noise. A recovery time of 400ns (LH28F032SUHTD-70) is required from RP# switching high until outputs are again valid. In the Deep Power-Down state, the WSM is reset (any current operation will abort) and the CSR, GSR and BSR registers are cleared.


A CMOS Standby mode of operation is enabled when either BE_o#, or both BE_{1.}# and BE_{1.0}#, transition high and RP# stays high with all input control pins at CMOS levels. In this mode, the device draws an I_{cc} standby current of 80μ A(Max.).

Please do not execute reprogramming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit. In case of reprogramming "0" to the data which has been programed "1".

- Program "0" for the bit in which you want to change data from "1" to "0".
- Program "1" for the bit which has already been programmed "0".

For example, changing data from "10111101" to "10111100" requires "11111110" programming.

When you use LH28F032SUHTD-70, please note following points related to output buffer. When the device is in the reading mode, High-Low-High glidge may occurs (It is whithin the access time, not operation error.) In case of the device is used for application in which the GND/ $V_{\rm cc}$ from system is tied by high-inductance connector or flat cable such as memory card, $V_{\rm cc}$ current which is generated by the glidge induces voltage difference at GND/ $V_{\rm cc}$ between system and device. The detail mechanism is showed in following chart. In these kinds application, GND/ $V_{\rm cc}$ pin (No.42, No.43) should be connected to a single line from outside. GND/ $V_{\rm cc}$ lines from other devices should not be mixed.



SHARP

2.0 DEVICE PINOUT

The LH28F032SUHTD-70 56L-TSOP Type I pinout configuration is shown in Figure 2.




Figure 1. LH28F032SUHTD-70 Block Diagram

Architectural Evolution Includes Page Buffers, Queue Registers and Extended Status Registers.



2.1 Lead Descriptions

Symbol	Туре	Name and Function
Ao	INPUT	BYTE-SELECT ADDRESS: Selects between high and low byte when device is in x8 mode. This address is latched in x8 Data Writes. Not used in x16 mode (It must be fixed to "L" or "H".) (i.e., the A ₀ input buffer is turned off when BYTE# is high).
A ₁ -A ₁₅	INPUT	WORD-SELECT ADDRESSES: Select a word within one 64-Kbyte block. A_{6-15} selects 1 of 1024 rows, and A_{1-5} selects 16 of 512 columns. These addresses are latched during Data Writes.
A ₁₆ -A ₂₀	INPUT	BLOCK-SELECT ADDRESSES: Select 1 of 32 Erase blocks. These addresses are latched during Data Writes, Erase and Lock-Block operations.
DQ ₀ -DQ ₇	· INPUT/OUTPUT	LOW-BYTE DATA BUS: Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate Read mode. Floated when the chip is de-selected or the outputs are disabled.
DQ ₈ -DQ ₁₅	INPUT/OUTPUT	HIGH-BYTE DATA BUS: Inputs data during x16 Data-Write operations. Outputs array, buffer or identifier data in the appropriate Read mode; not used for Status register reads. Floated when the chip is de-selected or the outputs are disabled.
BE ₀ #, BE _{1L} #, BE _{1H} #	INPUT	BANK ENABLE INPUTS: Activate the device's control logic, input buffers, decoders and sense amplifiers. When BE ₀ # and BE _{1L} # are "low", bank0 is in active. When BE ₀ # and BE _{1H} # are "low", bank1 is in active.
RP#	INPUT	RESET/POWER-DOWN: With RP# low, the device is reset, any current operation is aborted and device is put into the deep power down mode. When the power is turned on, RP# pin is turned to low in order to return the device to default configuration. When the 3/5# pin is switched, or when the power transition is occurred, or at the power on/off, RP# is required to stay low in order to protect data from noise. When returning from Deep Power-Down, a recovery time of 400ns is required to allow these circuits to power-up. When RP# goes low, any current or pending WSM operation(s) are terminated, and the device is reset. All Status registers return to ready (with all status flags cleared). After returning, the device is in read array mode.
OE#	INPUT	OUTPUT ENABLE: Gates device data through the output buffers when low. The outputs float to tri-state off when OE# is high.
		NOTE:BE _X # overrides OE#, and OE# overrides WE#.
WE#	INPUT	WRITE ENABLE: Controls access to the CUI, Page Buffers, Data Queue Registers and Address Queue Latches. WE# is active low, and latches both address and data (command or array) on its rising edge.
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY: Indicates status of the internal WSM. When low, it indicates that the bank0 WSM or bank1 WSM is busy performing an operation. RY/BY# high indicates that the WSM is ready for new operations (or WSM has completed all pending operations), or Erase is Suspended, or the device is in deep power-down mode. This output is always active (i.e., not floated to tri-state off when OE# or BE ₀ #, BE ₁ # are high), except if a RY/BY# Pin Disable command is issued.



2.1 Lead Descriptions (Continued)

Symbol	Туре	Name and Function
WP#	INPUT	WRITE PROTECT: Erase blocks can be locked by writing a non-volatile lock-bit for each block. When WP# is low, those locked blocks as reflected by the Block-Lock Status bits (BSR.6), are protected from inadvertent Data Writes or Erases. When WP# is high, all blocks can be Written or Erased regardless of the state of the lock-bits. The WP# input buffer is disabled when RP# transitions low (deep power-down mode).
BYTE#	INPUT	BYTE ENABLE: BYTE# low places device in x8 mode. All data is then input or output on DQ $_{0-7}$, and DQ $_{8-15}$ float. Address Ao selects between the high and low byte. BYTE# high places the device in x16 mode, and turns off the A $_0$ input buffer. Address A $_1$, then becomes the lowest order address.
3/5#	INPUT	3.3/5.0 VOLT SELECT: 3/5# high configures internal circuits for 3.3V operation. 3/5# low configures internal circuits for 5.0V operation. NOTES:Reading the array with 3/5# high in a 5.0V system could damage the device. There is a significant delay from 3/5# switching to valid data.
Vpp	SUPPLY	ERASE/WRITE POWER SUPPLY (5.0V \pm 0.5V): For erasing memory array blocks or writing words/bytes/pages into the flash array.
Vcc	SUPPLY	DEVICE POWER SUPPLY (3.3V \pm 0.3V, 5.0V \pm 0.5V): Do not leave any power pins floating.
GND	SUPPLY	GROUND FOR ALL INTERNAL CIRCUITRY: Do not leave any ground pins floating.
NC	·	NO CONNECT: No internal connection to die, lead may be driven or left floating.




Figure 2. TSOP Configuration



3.0 MEMORY MAPS

1FFFFFH 1F0000H	64 KByte Block	31	1FFFFFH 1F0000H	64 KByte Block	31
1EFFFFH 1E0000H	64 KByte Block	30	1EFFFFH 1E0000H	64 KByte Block	30
1DFFFFH 1D0000H	64 KByte Block	29	1DFFFFH 1D0000H	64 KByte Block	29
1CFFFFH 1C0000H	64 KByte Block	28	1CFFFFH 1C0000H	64 KByte Block	28
18FFFFH 180000H	64 KByte Block	27	18FFFFH 1B0000H	64 KByte Block	27
1AFFFFH 1A0000H	64 KByte Block	26	1AFFFFH 1A0000H	64 KByte Block	26
19FFFFH 190000H	64 KByte Block	25	19FFFFH 190000H	64 KByte Block	25
18FFFFH 180000H	64 KByte Block	24	18FFFFH 180000H	64 KByte Block	24
17FFFFH 170000H	64 KByte Block	23	17FFFFH 170000H	64 KByte Block	23
16FFFFH 160000H	64 KByte Block	22	16FFFFH 160000H	64 KByte Block	22
15FFFFH 150000H	64 KByte Block	21	15FFFFH 150000H	64 KByte Block	21
14FFFFH 140000H	64 KByte Block	20	14FFFFH 140000H	64 KByte Block	20
13FFFFH 130000H	64 KByte Block	19	13FFFPH 130000H	64 KByte Block	19
12FFFFH 120000H	64 KByte Block	18	12FFFFH 120000H	64 KByte Block	18
11FFFFH 110000H	64 KByte Block	17	11FFFFH 110000H	64 KByte Block	17
10FFFFH 100000H	64 KByte Block	16	10FFFFH 100000H	64 KByte Block	16
OFFFFFH OFOOOOH	64 KByte Block	15	OFFFFFH OFOOOOH	64 KByte Block	15
OEFFFFH OEOOOOH	64 KByte Block	14	OEFFFFH OE0000H	64 KByte Block	14
ODFFFFH ODOOOH	64 KByte Block	13	ODFFFFH ODOOOOH	64 KByte Block	13
OCFFFFH OCOODH	64 KByte Block	12	OCFFFFH OCOOODH	64 KByte Block	12
OBFFFFH OBCCCOH	64 KByte Block	11	08FFFFH 080000H	64 KByte Block	11
OAFFFFH OAOOOOH	64 KByte Block	10	QAF FFFH QAQQQQH	64 KByte Block	10
OPFFFFH OPGOODH	64 KByte Block	9	ORFFFFH ORODOOH	64 KByte Block	9
DECCOOR	64 KByte Block	8	OSFFFFH OSOOOOH	64 KByte Block	8
07FFFFH 070000H	64 KByte Block	7	07FFFFH 070000H	64 KByte Block	7
06FFFFH 060000H	64 KByte Block	6	05FFFFH 050000H	64 KByte Block	6
05FFFFH 050000H	64 KByte Block	5	OSFFFR4 OSCOOOH	64 KByte Block	5
04FFFFH 040000H	64 KByte Block	4	04FFFFH 040000H	64 KByte Block	4
03FFFFH 030000H	64 KByte Block	3	03FFFFH 030000H	64 KByte Block	3
02FFFFH 020000H	64 KByte Block	2	02FFFFH 020000H	64 KByte Block	2
01FFFFH 010000H	64 KByte Block	1	01FFFFH 010000H	64 KByte Block	1
00FFFFH 000000H	64 KByte Block	0	00FFFFH 000000H	64 KByte Block	0
	Bank0 (BE ₀ # = BE _{1L} # = "L	า	,	Bank1 (BE ₀ # = BE _{1H} # = "L"	·)

Figure 3. LH28F032SUHTD-70 Memory Map (Byte-wide mode)

SHARP

3.1 Extended Status Registers Memory Map

	,	_		
X8	MODE			A[20:0]
	RESERVED GSR RESERVED BSR31 RESERVED RESERVED		RESERVED GSR RESERVED BSR31 RESERVED RESERVED	1F0006H 1F0005H 1F0004H 1F0003H 1F0002H 1F0001H 1F0000H
	•		•	
	•		•	
	RESERVED		RESERVED	010002H
	RESERVED		RESERVED	
	GSR		GSR	000005H
	RESERVED		RESERVED	000004H
	BSR0		BSRO	000003H
	RESERVED		RESERVED	000002H
	RESERVED	l	RESERVED	000001H
	Bank0 BE ₀ # = "L" BE ₁ L# = "L"	1	Bank1 BE ₀ # = "L" BE _{1H} # = "L"	1 000000H

Figure 4.1 Extended Status Register Memory Map (Byte-wide mode)

X16 MOE	E		A[20:1]*
RES	ERVED	RESERVED	F8003H
(GSR	GSR	F8002H
RES	ERVED	RESERVED	F8002H
<u>-</u>	SR31	BSR31	F8001H
<u> </u>	ERVED	RESERVED	
LHES	ERVED	RESERVED	F8000H
	•	•	
	•	•	-
	•	•	
	•	•	
RES	SERVED	RESERVED	08001H
RES	SERVED	RESERVED	00003H
!	GSR	GSR	00002H
	SERVED	RESERVED	
	BSR0	BSR0	00001H
RES	SERVED	RESERVED	
RES	SERVED	RESERVED	00000Н
BE	Bank0 0# = "L" 1L# = " L "	Bank1 BE ₀ # = "L" BE _{1H} # = "L"	

Figure 4.2 Extended Status Register Memory Map (Word-wide mode)

^{*} In Word-wide mode \mathbf{A}_{b} don't care, address values are ignored \mathbf{A}_{b}



4.0 BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS

4.1 Bus Operations for Word-Wide Mode (BYTE# = V_{III})

Мо	de	Notes	RP#	BE1L#	BE _{1H} #	BE ₀ #	OE#	WE#	A ₁	DQ ₀₋₁₅	RY/BY#
Read	Bank0 Bank1 Disable	1,2,7	V _{IH}	V _{IL} V _{IH} V _{IL}	VIH VIL VIL	V _{IL}	V _{IL}	V _{IH}	x	D _{OUT}	x
Output Disable	•	1,6,7	V _{IH}	V _{IL}	VĮL	V _{IL}	ViH	VIH	Х	High Z	X
Standby	Bank0 Bank1 Bank0,1 Bank0,1	1,6,7	V _{IH}	V _{IH} V _{IL} V _{IH}	V _{IL} V _{IH} V _{IH} X	V _{IL} V _{IL} V _{IH}	x	x	x	High Z	x
Deep Power-D	own	1,3	VIL	Х	Х	χ.	X	Х	X	High Z	V _{OH}
Manufacturer ID ,	- Bank0 Bank1 Disable	4	V _{IH}	V _{IL} V _{IH} V _{IL}	V _{IH} V _{IL} V _{IL}	V _{IL}	V _{IL}	V _{IH}	ViL	00B0H	V _{OH}
Device ID	Bank0 Bank1 Disable	4,8	ViH	VIL VIH VIL	V _{IH} V _{IL} V _{IL}	VIL	VIL	VIH	ViH	6688H	V _{ОН}
Write	Bank0 Bank1 Bank0,1	1,5,6	V _{IH}	VIL VIH VIL	VIH VIL VIL	V _{IL}	V _{iH}	VIL	x	DIN	×

4.2 Bus Operations For Byte-Wide Mode (BYTE# =V_{iL})

Мо	de	Notes	RP#	BE _{1L} #	BE _{1H} #	BE ₀ #	OE#	WE#	Ao	DQ ₀₋₇	RY/BY#
Read	Bank0 Bank1 Disable	1,2,7	V _{iH}	VIL VIH VIL	V _{IH} V _{IL} V _{IL}	V _{IL}	V _{IL}	ViH	x	Dout	x
Output Disable	•	1,6,7	VIH	V _{IL}	V _{IL}	VIL	V _{IH}	V _{iH}	Х	High Z	Х
Standby	Bank0 Bank1 Bank0,1 Bank0,1	1,6,7	ViH	ViH ViL ViH X	V _{IL} V⊭ V⊬ X	>××∓	x	x	x	High Z	x
Deep Power-D	Down	1,3	V _{IL}	Х	X	Х	Х	Х	Х	High Z	VoH
Manufacturer ID	Bank0 Bank1 Disable	4	V _{IH}	V _{IL} V _{IH} V _{IL}	V _{IH} V _{IL} V _{IL}	V _{IL}	V _{IL}	V _{IH}	ViL	вон	V _{OH}
Device ID	Bank0 Bank1 Disable	4,8	V _{IH}	V _{IL} V _{IH} V _{IL}	VIH VIL VIL	V _{IL}	V _{IL}	V _{IH}	ViH	88H	V _{OH}
Write	Bank0 Bank1 Bank0,1	1,5,6	V _{IH}	V _{IL} V _{IH} V _{IL}	V _{IH} V _{IL} V _{IL}	VIL	V _{IH}	VIL	×	D _{IN}	×

NOTES:

1. X can be V_H or V_L for address or control pins except for RY/BY#, which is either V_{OL} or V_{OH} .

- 2. RY/BY# output is open drain. When the WSM is ready, Erase is suspended or the device is in deep power-down mode, RY/BY# will be at V_{OH} if it is tied to V_{CC} through a resistor. When the RY/BY# at V_{OH} is independent of OE# while a WSM operation is in progress.
- 3. RP# at GND \pm 0.2V ensures the lowest deep power-down current.
- 4. $A_{\rm o}$ and $A_{\rm i}$ at $V_{\rm it}$ provide manufacturer ID codes in x8 and x16 modes respectively.
- A, and A, at V_H provide device ID codes in x8 and x16 modes respectively. All other addresses are set to zero.
- 5. Commands for different Erase operations, Data Write operations of Lock-Block operations can only be successfully completed when V_{so} = V_{cou}.
- 6. While the WSM is running, RY/BY# in Level-Mode (default) stays at V_{oL} until all operations are complete. RY/BY# goes to V_{oH} when the WSM is not busy or in erase suspend mode.
- 7. RY/BY# may be at V_{OL} while the WSM is busy performing various operations. For example, a status register read during a Write operation.
- 8. Same device code of LH28F016SUHT-70.



4.3 LH28F008SA, LH28F016SUHT-Compatible Mode Command Bus Definitions

Following is for each 16M bit bank operation.

	Natas	Fir	st Bus Cy	cle	Second Bus Cycle				
Command	Notes	Oper	Addr	Data	Oper	Addr AA IA X	Data		
Read Array		Write	X	FFH	Read	AA	AD		
Intelligent Identifier	1	Write	×	90H	Read	IA	ID		
Read Compatible Status Register	2	Write	×	70H	Read	×	CSRD		
Clear Status Register	3	Write	×	50H					
Word/Byte Write		Write	х	40H	Write	WA	WD		
Alternate Word/Byte Write		Write	х	10H	Write	WA	WD		
Block Erase/Confirm	4	Write	х	20H	Write	BA	DOH		
Erase Suspend/Resume	4	Write	×	вон	Write	×	DOH		

ADDRESS

DATA

AA = Array Address

AD = Array Data

BA = Block Address

CSRD = CSR Data

IA = Identifier Address

ID = Identifier Data

WA = Write Address

WD = Write Data

X = Don't Care

NOTES:

- 1. Following the intelligent identifier command, two Read operations access the manufacturer and device signature codes.
- 2. The CSR is automatically available after device enters Data Write, Erase, or Suspend operations.
- 3. Clears CSR.3, CSR.4 and CSR.5. Also clears GSR.5 and all BSR.5 and BSR.2 bits.
- See Status register definitions.
- 4. While device performs Block Erase, if you issue Erase Suspend command (B0H), be sure to confirm ESS (Erase-Suspend-Status) is set to 1 on compatible status register. In the case, ESS bit was not set to 1, also completed the Erase (ESS=0, WASM=1), be sure to issue Resume command (D0H) after completed next Erase command. Beside, when the Erase Suspend command is issued, while the device is not in Erase, be sure to issue Resume command (D0H) after the next erase completed. When you use Erase Suspend/Resume command, we recommend to issue serial Block Erase command (20H, D0H) and Resume command (D0H). (Refer to 4.4 Performance Enhancement Command Bus Definitions.)



4.4 LH28F032SUHTD-70-Performance Enhancement Command Bus Definitions

Following is for each 16M bit bank operation.

O	Mada	Mode Notes		Bus C	ycle	Seco	nd Bu	s Cycle	Cycle Third Bus Cycle			
Command	Mode	Notes	Oper	Addr	Data	Oper	Addr	Data	Oper	Addr	Data	
Read Extended Status Register		1	Write	×	71H	Read	RA	GSRD BSRD				
Page Buffer Swap		7	Write	×	72H							
Read Page Buffer			Write	х	75H	Read	PA	PD				
Single Load to Page Buffer			Write	х	74H	Write	PA	PD				
Seguential Load to	x8	4,6,10	Write	x	EOH	Write	x	BCL	Write	Х	всн	
Page Buffer	x16	4,5,6,10	Write	х	EOH	Write	х	WCL	Write	x	WCH	
Page Buffer Write	x8	3,4,9,10	Write	Х	осн	Write	AO	BC(L,H)	Write	WA	BC(H,L)	
to Flash	x16	4,5,10	Write	х	осн	Write	х	WCL	Write	WA	мсн	
Two-Byte Write	х8	3	Write	х	FBH	Write	AO	WD(L,H)	Write	WA	WD(H,L)	
Block Erase /Confirm		11	Write	х	20H	Write	ВА	DOH	Write	Х	DOH	
Lock Block _ /Confirm			Write	х	77H	Write	BA	DOH				
Upload Status Bits /Confirm		. 2	Write	х	97H	Write	x	DOH				
Upload Device Information			Write	х	99H	Write	Х	D0H	Read	PA	PD	
Erase All Unlocked Blocks/Confirm		11	Write	х	А7Н	Write	х	DOH	Write	Х	DOH	
RY/BY# Enable to Level-Mode		8,11,12	Write	Х	96H	Write	Х	01H				
RY/BY# Pulse-On- Write		8	Write	х	96H	Write	Х	02H				
RY/BY# Pulse-On- Erase		8	Write	х	96H	Write	X	03H				
RY/BY# Disable		8	Write	х	96H	Write	x	04H				
Sleep			Write	х	FOH							
Abort			Write	x	80H							

ADDRESS

BA = Block Address PA = Page Buffer Address

RA = Extended Register Address

WA = Write Address

X = Don't Care

DATA

AD = Array Data PD = Page Buffer Data

BSRD = BSR Data

GSRD = GSR Data

WC (L.H) = Word Count (Low, High)

BC (L.H) = Byte Count (Low, High) WD (L.H) = Write Data (Low, High)



NOTES:

- 1. RA can be the GSR address or any BSR address. See Figure 4.1 and 4.2 for Extended Status Register Memory Maps.
- 2. Upon device power-up, all BSR lock-bits come up locked. The Upload Status Bits command must be written to reflect the actual lock-bit status.
- 3. A_n is automatically complemented to load second byte of data. BYTE# must be at $V_{\underline{u}}$.
- A_p value determines which WD/BC is supplied first: $A_p = 0$ looks at the WDL/BCL, $A_p = 1$ looks at the WDH/BCH.
- 4. BCH/WCH must be at 00H for this product because of the 256-Byte (128 Word) Page Buffer size and to avoid writing the Page Buffer contents into more than one 256-Byte segment within an array block. They are simply shown for future Page Buffer expandability.
- In x16 mode, only the lower byte DQ_{0.7} is used for WCL and WCH. The upper byte DQ_{0.15} is a don't care.
- 6. PA and PD (Whose count is given in cycles 2 and 3) are supplied starting in the 4th cycle which is not shown.
- 7. This command allows the user to swap between available Page Buffers (0 or 1).
- 8. These commands reconfigure RY/BY# output to one of two pulse-modes or enable and disable the RY/BY# function.
- 9. Write address, WA, is the Destination address in the flash array which must match the Source address in the Page Buffer. Refer to the User's Manual.
- 10. BCL = 00H corresponds to a Byte count of 1. Similarly, WCL = 00H corresponds to a Word count of 1.
- Unless you issue erase suspend command, it is no necessary to input D0H on third bus cycle.
- 12. Both bank0,1 erase needs to input this command for both banks.

4.5 Compatible Status Register

WSMS	ESS	ES	DWS	VPPS	R	R	R
7	6	5	4	3	2	1	0
<u> </u>	·	•			NOTES	<u> </u>	

CSR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

RY/BY# output or WSMS bit must be checked to determine completion of an operation (Erase Suspend, Erase or Data Write) before the appropriate Status bit (ESS, ES or DWS) is checked for success.

CSR.6 = ERASE-SUSPEND STATUS (ESS)

1 = Erase Suspended

0 = Erase in Progress/Completed

CSR.5 = ERASE STATUS (ES)

1 = Error in Block Erasure

0 = Successful Block Erase

tempt, an improper command sequence was entered. Clear the CSR and attempt the operation again.

If DWS and ES are set to "1" during an erase at-

CSR.4 = DATA-WRITE STATUS (DWS)

1 = Error in Data Write

0 = Data Write Successful

CSR.3 = V STATUS (VPPS)

1 = V_{pp} Low Detect, Operation Abort

 $0 = V_{pp} OK$

The VPPS bit, unlike an A/D converter, does not provide continuous indication of Vpp level. The WSM interrogates V_{ee}'s level only after the Data-Write or Erase command sequences have been entered, and informs the system if V_{so} has not been switched on. VPPS is not guaranteed to report accurate feedback between V_{PPL} and V_{PPH}.

CSR.2-0 = RESERVED FOR FUTURE ENHANCEMENTS

These bits are reserved for future use: mask them out when polling the CSR.

SHARP

4.6 Global Status Register

WSMS	oss	DOS	DSS	QS	PBAS	PBS	PBSS
7	6	5	4	3	2	1	0

NOTES:

GSR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

[1] RY/BY# output or WSMS bit must be checked to determine completion of an operation (Block Lock, Suspend, any RY/BY# reconfiguration, Upload Status Bits, Erase or Data Write) before the appropriate Status bit (OSS or DOS) is checked for success.

GSR.6 = OPERATION SUSPEND STATUS (OSS)

1 = Operation Suspended

0 - Operation in Progress/Completed

GSR.5 = DEVICE OPERATION STATUS (DOS)

1 = Operation Unsuccessful

0 = Operation Successful or Currently Running

GSR.4 = DEVICE SLEEP STATUS (DSS)

1 = Device in Sleep

0 = Device Not in Sleep

MATRIX 5/4

00 = Operation Successful or Currently
Running

01 = Device in Sleep Mode or Pending Sleep

10 = Operation Unsuccessful

11 = Operation Unsuccessful or Aborted

If operation currently running, then GSR.7 = 0.

If device pending sleep, then GSR.7 = 0.

Operation aborted: Unsuccessful due to Abort command.

GSR.3 = QUEUE STATUS (QS)

1 = Queue Full

0 = Queue Available

GSR.2 = PAGE BUFFER AVAILABLE STATUS (PBAS)

1 = One or Two Page Buffers Available

0 = No Page Buffer Available

The device contains two Page Buffers.

GSR.1 = PAGE BUFFER STATUS (PBS)

1 = Selected Page Buffer Ready

0 = Selected Page Buffer Busy

Selected Page Buffer is currently busy with WSM operation.

GSR.0 = PAGE BUFFER SELECT STATUS (PBSS)

1 = Page Buffer 1 Selected

0 = Page Buffer 0 Selected

NOTE:

When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block.
 GSR.7 provides indication when all queued operations are completed.

■ 8180798 0021180 258 ■

SHARP

4.7 Block Status Register

BS	BLS	BOS	BOAS	QS	VPPS	R	R
7	6	5	4	3	2	1	0

NOTES:

BSR.7 = BLOCK STATUS (BS)

1 = Ready

0 = Busy

[1] RY/BY# output or BS bit must be checked to determine completion of an operation (Block Lock, Suspend, Erase or Data Write) before the appropriate Status bits (BOS, BLS) is checked for success.

BSR.6 = BLOCK-LOCK STATUS (BLS)

1 = Block Unlocked for Write/Erase

0 = Block Locked for Write/Erase

BSR.5 = BLOCK OPERATION STATUS (BOS)

1 = Operation Unsuccessful

0 = Operation Successful or

Currently Running

BSR.4 = BLOCK OPERATION ABORT STATUS

(BOAS)

1 = Operation Aborted

0 = Operation Not Aborted

The BOAS bit will not be set until BSR.7 = 1.

MATRIX 5/4

00 = Operation Successful or

Currently Running

01 = Not a valid Combination

10 = Operation Unsuccessful

11 = Operation Aborted

Operation halted via Abort command.

BSR.3 = QUEUE STATUS (QS)

1 = Queue Full

0 = Queue Available

BSR.2 = Vpp STATUS (VPPS)

1 = V_{pp} Low Detect, Operation Abort

 $0 = V_{pp} OK$

NOTES:

BSR.1-0 = RESERVED FOR FUTURE ENHANCEMENTS

These bits are reserved for future use; mask them out when polling the BSRs.

When multiple operations are queued, checking BSR.7 only provides indication of completion for that particular block.
 GSR.7 provides indication when all queued operations are completed.



5.0 ELECTRICAL SPECIFICATIONS

5.1 Absolute Maximum Ratings*

Temperature Under Bias - 40°C to + 85°C Storage Temperature - 65°C to + 125°C "WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

$V_{cc} = 3.3V \pm 0.3V \text{ Systems}^{(4)}$

Symbol	Parameter	Notes	Min.	Max.	Units	Test Conditions
TA	Operating Temperature	1	-40	85	.c	Ambient Temperature
Vcc	V _{CC} with Respect to GND	2	- 0.2	7.0	٧	
Vpp	V _{PP} Supply Voltage with Respect to GND	2	- 0.2	7.0	٧	
V	Voltage on any Pin (except V _{CC} , V _{PP}) with Respect to GND	2	- 0.5	V _{CC} + 0.5	٧	
ł	Current into any Non-Supply Pin			± 30	mA	
lout	Output Short Circuit Current	3		100	mA	

$V_{cc} = 5.0V \pm 0.5V \text{ Systems}^{(4)}$

Symbol	Parameter	Notes	Min.	Max.	Units	Test Conditions
TA	Operating Temperature,	1	- 40	85	.c	Ambient Temperature
Vcc	V _{CC} with Respect to GND	2	- 0.2	7.0	٧	
V _{PP}	V _{PP} Supply Voltage with Respect to GND	2	- 0.2	7.0	٧	
V	Voltage on any Pin (except V _{CC} , V _{PP}) with Respect to GND	2	- 0.5	7.0	٧	
ı	Current into any Non-Supply Pin			± 30	mA	
lout	Output Short Circuit Current	3		100	mA	

NOTES

1. Operating temperature is for commercial product defined by this specification.

3. Output shorted for no more than one second. No more than one output shorted at a time.

^{2.} Minimum DC voltage is - 0.5V on input/output pins. During transitions, this level may undershoot to - 2.0V for periods < 20 ns. Maximum DC voltage on input/output pins is V_{cc} + 0.5V which, during transitions, may overshoot to V_{cc} + 2.0V for periods < 20 ns.

^{4.} AC specifications are valid at both voltage ranges. See DC Characteristics tables for voltage range-specific specifications.



5.2 Capacitance

For a 3.3V System:

Symbol	Parameter	Note	Тур.	Max.	Units	Test Conditions
CIN	Capacitance Looking into an Address/Control Pin	1,2	12	16	pF	T _A = 25°C, f = 1.0 MHz
Cout	Capacitance Looking into an Output Pin	1	16	24	pF	T _A = 25°C, f = 1.0 MHz
CLOAD	Load Capacitance Driven by Outputs for Tirning Specifications	1		50	pF	For V _{CC} = 3.3V ± 0.3V
	Equivalent Testing Load Circuit			2.5	ns	50Ω transmission line delay

For a 5.0V System:

Symbol	Parameter	Note	Тур.	Max.	Units	Test Conditions
C _{IN}	Capacitance Looking into an Address/Control Pin	1,2	12	16	₽F	T _A = 25°C, f = 1.0 MHz
Cour	Capacitance Looking into an Output Pin	1	16	24	pF	T _A = 25°C, f = 1.0 MHz
CLOAD	Load Capacitance Driven by Outputs			100	pF	For V _{CC} = 5.0V ± 0.5V
	for Timing Specifications	1		30	рF	For V _{CC} = 5.0V ± 0.25V
	Equivalent Testing Load Circuit			2.5	ns	25Ω transmission line delay
				2.5	ns	83Ω transmission line delay

NOTE:

Sampled, not 100% tested.
 BE_{tt}#, BE_{th}# capacitance is half of above.

■ 8180798 0021183 T67 **■**



5.3 Timing Nomenclature

All 3.3V system timings are measured from where signals cross 1.5V.

For 5.0V systems use the standard JEDEC cross point definitions.

Each timing parameter consists of 5 characters. Some common examples are defined below:

 t_{ce} t_{elov} time(t) from BE# (E) going low (L) to the outputs (Q) becoming valid (V)

 t_{OE} t_{OLOV} time(t) from OE# (G) going low (L) to the outputs (Q) becoming valid (V)

t_{ACC} t_{AVQV} time(t) from address (A) valid (V) to the outputs (Q) becoming valid (V)


t_{AS} t_{AVM} time(t) from address (A) valid (V) to WE# (W) going high (H)

t_{DH} t_{WHDX} time(t) from WE# (W) going high (H) to when the data (D) can become undefined (X)

	Pin Characters		Pin States		
Α	- Address Inputs	Н	High		
D ,	Data Inputs	L	Low		
Q	Data Outputs	٧	Valid		
E	BE# (Bank Enable)	Х	Driven, but not necessarily valid		
G	OE# (Output Enable)	Z	High Impedance		
W	WE# (Write Enable)				
Р	RP# (Deep Power-Down Pin)				
R	RY/BY# (Ready/Busy#)				
V	Any Voltage Level				
Y	3/5# Pin				
5V	V _{CC} at 4.5V Minimum				
3V	V _{CC} at 3.0V Minimum				


8180798 0021184 9T3 📟 .





AC test inputs are driven at 3.0V for a Logic "1" and 0.0V for a Logic "0." Input timing begins, and output timing ends, at 1.5V. Input rise and fall times (10% to 90%) < 10 ns.

Figure 5. Transient Input/Output Reference Waveform ($V_{cc} = 5.0V$)



AC test inputs are driven at 3.0V for a Logic "1" and 0.0V for a Logic "0." Input timing begins, and output timing ends, at 1.5V. input rise and fall times (10% to 90%) < 10 ns.

Figure 6. Transient input/Output Reference Waveform ($V_{\infty} = 3.3V$)

8180798 0021185 83T **=**






Figure 7. Transient Equivalent Testing Load Circuit ($V_{\rm cc}$ = 3.3V)




Figure 8. Transient Equivalent Testing Load Circuit ($V_{cc} = 5.0V$)




Figure 9. High Speed Transient Equivalent Testing Load Circuit (V $_{\rm cc}$ = 5.0V $\pm\,5\%$)



5.4 DC Characteristics

 $V_{\rm cc}$ = 3.3V \pm 0.3V, $T_{\rm A}$ = - 40°C to + 85°C 3/5# = Pin Set High for 3.3V Operations

Symbol	Parameter	Notes	Min.	Тур.	Max.	Units	Test Conditions
lլլ	Input Load Current	1			±2	μА	V _{CC} = V _{CC} Max, V _{IN} = V _{CC} or GND
llo	Output Leakage Current	1			± 20	μА	V _{CC} = V _{CC} Max, V _{IN} = V _{CC} or GND
Iccs	V _{CC} Standby Current	1,4,5			30	μА	$V_{CC} = V_{CC}$ Max, BE_0 #, $BE_{1(L \text{ or H})}$ #, RP # = $V_{CC} \pm 0.2V$ $BYTE$ #, WP #, $3/5$ # = $V_{CC} \pm 0.2V$ or $GND \pm 0.2V$
				1	4 mA		V _{CC} = V _{CC} Max, BE ₀ #, BE _{1(L or H)} #, RP# = V _{IH} BYTE#, WP#, 3/5# = V _{IH} or V _{IL}
ICCD	V _{CC} Deep Power-Down Current	1			16	μА	RP# = GND ± 0.2V
ICCR1	V _{CC} Read Current	1,3,4,5		30	35	mA	$\begin{split} &V_{CC} = V_{CC} \; Max, \\ &CMOS: \; BE_0\#, \; BE_1(L \; or \; H)\# = GND \pm 0.2V \\ &BYTE\# = GND \pm 0.2V \; or \; V_{CC} \pm 0.2V \\ &Inputs = GND \pm 0.2V \; or \; V_{CC} \pm 0.2V, \\ &TTL: \; BE_0\#, \; BE_1(L \; or \; H)\# = V_{IL}, \\ &BYTE\# = V_{IL} \; or \; V_{IH} \\ &Inputs = V_{IL} \; or \; V_{IH}, \\ &f = 8 \; MHz, \; I_{OUT} = 0 \; mA \end{split}$
ICCR2	V _{CC} Read Current	1,3,4,5		15	20	mA	$\begin{split} &V_{CC} = V_{CC} \text{ Max,} \\ &CMOS: BE_0\#, BE_{1(L \text{ or H})}\# = GND \pm 0.2V \\ &BYTE\# = V_{CC} \pm 0.2V \text{ or GND} \pm 0.2V \\ &Inputs = GND \pm 0.2V \text{ or } V_{CC} \pm 0.2V, \\ &TTL: BE_0\#, BE_{1(L \text{ or H})}\# = V_{1L} \\ &BYTE\# = V_{1H} \text{ or } V_{1L} \\ &Inputs = V_{1L} \text{ or } V_{1H}, \\ &f = 4 \text{ MHz, } I_{OUT} = 0 \text{ mA} \end{split}$
Iccw	V _{CC} Write Current	1,5		8	12	mA	Word/Byte Write in Progress
ICCE	V _{CC} Block Erase Current	1,5		6	12	mA	Block Erase in Progress
ICCES	V _{CC} Erase Suspend Current	1,2,5		3	6	mA	BE ₀ #, BE _{1(L or H)} # =V _{IH} Block Erase Suspended
Ipps	V _{PP} Standby Current	1,5		±1	± 15	μА	V _{PP} ≤ V _{CC}
IPPD	V _{PP} Deep Power-Down Current	1		0.4	10	μА	RP# = GND ± 0.2V



DC Characteristics (Continued)

 $V_{\rm cc}$ = 3.3V \pm 0.3V, $T_{\rm A}$ = - 40°C to + 85°C

3/5# = Pin Set High for 3.3V Operations

Symbol	Parameter	Notes	Min.	Тур.	Max.	Units	Test Conditions
IPPR	V _{PP} Read Current	1,5			200	μА	V _{PP} > V _{CC}
lppw	V _{PP} Write Current	1,5		40	60	mA	V _{PP} = V _{PPH} , Word/Byte Write in Progress
IPPE	V _{PP} Erase Current	1,5		20	40	mA	V _{PP} = V _{PPH} , Block Erase in Progress
IPPES	V _{PP} Erase Suspend Current	1,5			200	μА	V _{PP} = V _{PPH} , Block Erase Suspended
VIL	Input Low Voltage		- 0.3		0.8	٧	
VIH	Input High Voltage		2.0		V _{CC} + 0.3	٧	
V _{OL}	Output Low Voltage				0.4	٧	V _{CC} = V _{CC} Min and I _{OL} = 4 mA
V _{OH1}	Output High Voltage		2.4			٧	I _{OH} = - 2.0 mA V _{CC} = V _{CC} Min
V _{OH2}			V _{CC} - 0.2			V	I _{OH} = - 100 μA V _{CC} = V _{CC} Min
VPPL	V _{PP} during Normal		0.0		0.2	٧	
	Operations	<u> </u>	V _{CC} - 0.2		5.5	٧	
Vррн	V _{PP} during Write/ Erase Operations		4.5	5.0	5.5	V	
V _{LKO}	V _{CC} Erase/Write Lock Voltage		2.0			٧	

NOTES:

- 1. All currents are in RMS unless otherwise noted. Typical values at $V_{cc} = 3.3V$, $V_{pp} = 5.0V$, T = 25°C. These currents are valid for all product versions (package and speeds).
- 2. I_{ccss} is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I_{ccss}

- 3. Automatic Power Saving (APS) reduces I_{CCR} to less than 1mA in static operation.

 4. CMOS Inputs are either V_{CC} ± 0.2V or GND ± 0.2V. TTL Inputs are either V_{IL} or V_{IM}.

 5. These are for each bank current in this mode, total device current is bank0 current and bank1 current. For example when the bank0 is in erase and bank1 is in program, total $I_{pp} = I_{ppg} + I_{ppw} = 40\text{mA} + 60\text{mA} = 100\text{mA}$.



5.5 DC Characteristics

 $V_{\rm cc}$ = 5.0V \pm 0.5V, $T_{\rm A}$ = - 40°C to + 85°C

3/5# Pin Set Low for 5V Operations

Symbol	Parameter	Notes	Min.	Тур.	Max.	Units	Test Conditions
I _{IL}	Input Load Current	1			±2	μА	V _{CC} = V _{CC} Max, V _{IN} = V _{CC} or GND
lLO	Output Leakage Current	1			± 20	μА	V _{CC} = V _{CC} Max, V _{IN} = V _{CC} or GND
Iccs	V _{CC} Standby Current	1,4,5			40	μΑ	$V_{CC} = V_{CC}$ Max, BE ₀ #, BE _{1(L or H)} #, RP# = $V_{CC} \pm 0.2V$ BYTE#, WP#, 3/5# = $V_{CC} \pm 0.2V$ or GND $\pm 0.2V$
•				2	4	mA	V _{CC} = V _{CC} Max, BE ₀ #, BE _{1(L or H)} #, RP# = V _{IH} BYTE#, WP#, 3/5# = V _{IH} or V _{IL}
Icco	V _{CC} Deep Power-Down Current	1			16	μА	RP# = GND ± 0.2V
ICCR1	Vcc Read Current	1,3,4,5		50	60	mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \; \text{Max}, \\ \text{CMOS: BE}_0\#, \; \text{BE}_{1(L \; \text{or}\; H)}\# = \text{GND} \pm 0.2 \text{V} \\ \text{BYTE}\# = \; \text{GND} \pm 0.2 \text{V} \; \text{or} \; \text{V}_{CC} \pm 0.2 \text{V} \\ \text{Inputs} = \; \text{GND} \pm 0.2 \text{V} \; \text{or} \; \text{V}_{CC} \pm 0.2 \text{V}, \\ \text{TTL: BE}_0\#, \; \text{BE}_{1(L \; \text{or}\; H)}\# = \text{V}_{\text{IL}}, \\ \text{BYTE}\# = \text{V}_{\text{IL}} \; \text{or} \; \text{V}_{\text{IH}} \\ \text{Inputs} = \text{V}_{\text{IL}} \; \text{or} \; \text{V}_{\text{IH}}, \\ \text{f} = \; \text{10 \; MHz, I}_{\text{OUT}} = \; \text{0 \; mA} \end{array}$
ICCR2	V _{CC} Read Current	1,3,4,5		30	35	mA	$\begin{split} &V_{CC} = V_{CC} \text{ Max,} \\ &C\text{MOS: BE}_0\#, \text{ BE}_{1(L \text{ or H})}\# = \text{GND} \pm 0.2V \\ &\text{BYTE}\# = V_{CC} \pm 0.2V \text{ or GND} \pm 0.2V \\ &\text{Inputs} = \text{GND} \pm 0.2V \text{ or } V_{CC} \pm 0.2V, \\ &\text{TTL: BE}_0\#, \text{ BE}_{1(L \text{ or H})}\# = V_{IL} \\ &\text{BYTE}\# = V_{IH} \text{ or } V_{IL} \\ &\text{Inputs} = V_{IL} \text{ or } V_{IH}, \\ &\text{f} = 5 \text{ MHz, } I_{OUT} = 0 \text{ mA} \end{split}$
Iccw	V _{CC} Write Current	1,5		25	35	mA	Word/Byte Write in Progress
ICCE	V _{CC} Block Erase Current	1,5		18	25	mA	Block Erase in Progress
ICCES	V _{CC} Erase Suspend Current	1,2,5		5	10	mA	BE ₀ #, BE _{1(L or H)} # =V _{IH} Block Erase Suspended
IPPS	V _{PP} Standby Current	1,5			± 15	μА	V _{PP} ≤ V _{CC}
IPPD	V _{PP} Deep Power-Down Current	1		0.4	10	μА	RP# = GND ± 0.2V



DC Characteristics (Continued)

 $V_{cc} = 5.0V \pm 0.5V$, $T_A = -40^{\circ}C$ to + 85 $^{\circ}C$

3/5# Pin Set Low for 5V Operations

Symbol	Parameter	Notes	Min.	Тур.	Max.	Units	Test Conditions
ippa	V _{PP} Read Current	1,5		65	200	μА	VPP > VCC
lppw	V _{PP} Write Current	1,5		40	60	mA	V _{PP} = V _{PPH} , Word/Byte Write in Progress
IPPE	V _{PP} Erase Current	1,5		20	40	mA	V _{PP} = V _{PPH} , Block Erase in Progress
IPPES	V _{PP} Erase Suspend Current	1,5		65	200	μА	V _{PP} = V _{PPH} , Block Erase Suspended
VIL	Input Low Voltage		- 0.5		0.8	٧	
ViH	Input High Voltage		2.0		V _{CC} + 0.5	٧	
VoL	Output Low Voltage				0.45	٧	V _{CC} = V _{CC} Min and I _{OL} = 5.8 mA
V _{OH1}	Output High Voltage		0.85 Vcc			٧	I _{OH} = - 2.5 mA V _{CC} = V _{CC} Min
V _{OH2}			V _{CC} - 0.4			٧	I _{OH} = - 100 μA V _{CC} = V _{CC} Min
VPPL	V _{PP} during Normal Operations		0.0		5.5	٧	
V _{PPH}	V _{PR} during Write/ Erase Operations		4.5	5.0	5.5	٧	
V _{LKO}	V _{CC} Erase/Write Lock Voltage		2.0			٧	

NOTES:

- 1. All currents are in RMS unless otherwise noted. Typical values at $V_{CC} = 5.0V$, $V_{PP} = 5.0V$, T = 25°C. These currents are valid for all product versions (package and speeds).
- 2. I ccs is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I ccs

- 3. Automatic Power Saving (APS) reduces 1_{CCR} to less than 2mA in Static operation.
 4. CMOS Inputs are either V_{CC} ± 0.2V or GND ± 0.2V. TTL Inputs are either V_{IL} or V_{BL}.
 5. These are for each bank current in this mode, total device current is bank0 current and bank1 current. For example when the bank0 is in erase and bank1 is in program, total $!_{pp} = !_{ppE} + !_{ppW} = 40mA + 60mA = 100mA$.



5.6 AC Characteristics - Read Only Operations⁽¹⁾

 $V_{cc} = 3.3V \pm 0.3V$, $T_{A} = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Notes	Min.	Max.	Units
^t avav	Read Cycle Time		120		ns
†AVEL	Address Setup to BE# Going Low	3,4	10		ns
tavgl	Address Setup to OE# Going Low	3,4	0		ns
tavov	Address to Output Delay			120	ns
ELQV BE# to Output Delay		2		120	ns
tPHQV RP# High to Output Delay				620	ns
tGLQV OE# to Output Delay		2		45	ns
tELOX BE# to Output in Low Z		3	0		ns
tenaz	BE# to Output in High Z	3		50	ns
tGLQX	OE# to Output in Low Z	3	0		ns
tghaz	OE# to Output in High Z	3		30	ns
[‡] ОН	Output Hold from Address, BE# or OE# Change, Whichever Occurs First	3	0		ns
tFLQV tFHQV	BYTE# to Output Delay	3		120	ns
tFLQZ	BYTE# Low to Output in High Z	3		30	ns
telfl telfh	BE# Low to BYTE# High or Low	3		5	ns



AC Characteristics - Read Only Operations(1) (Continued)

 $T_a = -40^{\circ}C$ to +85°C

	_		Vcc = 5.0)V ± 0.25V	Vcc = 5.	0V ± 0.5V	
Symbol	Parameter	Notes	Min.	Max.	Min.	Max.	Units
tavav	Read Cycle Time		70		80		ns
t AVEL	Address Setup to BE# Going Low	3,4	10		10		ns
t AVGL	Address Setup to OE# Going Low	3,4	0		0		ns
tavov	Address to Output Delay			70		80	ns
t _{ELQV}	BE# to Output Delay	2		70		80	ns
t _{PHQV}	RP# High to Output Delay			400		480	ns
tGLQV	OE# to Output Delay	2		30		35	ns
telox	BE# to Output in Low Z	3	0		0		ns
t _{EHQZ}	BE# to Output in High Z	3		25		30	ns
tglax	OE# to Output in Low Z	3	0		0		ns
tgHQZ	OE# to Output in High Z	3		25		30	ns
tон	Output Hold from Address, BE# or OE# Change, Whichever Occurs First	3	0		0		ns
tflqv tfhqv	BYTE# to Output Delay	3		70		80	ns
tFLQZ	BYTE# Low to Output in High Z	3		25		30	ns
telfl telfh	BE# Low to BYTE# High or Low	3		5		5	ns

NOTES:

- 1. See AC Input/Output Reference Waveforms for timing measurements, Figures 5 and 6.
- 2. OE# may be delayed up to t_{elov} t_{olov} after the falling edge of BE# without impact on t_{elov}
- 3. Sampled, not 100% tested.
- 4. This timing parameter is used to latch the correct BSR data onto the outputs.






Figure 10. Read Timing Waveforms

■ 8180798 0021193 906 **■**






Figure 11. BYTE# Timing Waveforms

■ 8180798 0021194 842 ■



5.7 Power-Up and Reset Timings




Figure 12. V_{cc} Power-Up and RP# Reset Waveforms

Symbol	Parameter	Note	Min.	Max.	Unit
ФLYL ФLYH	RP# Low to 3/5# Low (High)		0		μs
tylph tyhph	3/5# Low (High) to RP# High		2		με
tPL5V tPL3V	RP# Low to V _{CC} at 4.5V Minimum (to V _{CC} at 3.0V min or 3.6V max)	2	0		μs
tPLPH	RP# Low Hold Time		100		ns
tPLPH2	RP# Going High Time			10	μs
₹5∨PH	V _{CC} at 4.5V to RP# High	3	100		ns
t3VPH	V _{CC} at 3.0V to RP# High	3	100		ns
tavqv	Address Valid to Data Valid for VCC = 5V ± 10%	4		80	ns
tPHQV	RP# High to Data Valid for $V_{CC} = 5V \pm 10\%$	4		480	ns

NOTES:

- 1. Minimum of 2 μs is required to meet the specified $t_{\text{\tiny PHOV}}$ times.
- 2. The power supply may start to switch concurrently with RP# going Low.
- When the device power up, holding RP# low minimum 100ns is required after V_{cc} has been in predefined range and also has been in stable there.
- 4. The address access time and RP# high to data valid time are shown for 5V V_{cc} operation. Refer to the AC Characteristics Read Only Operations 3.3V V_{cc} operation and all other speed options.



5.8 AC Characteristics for WE# - Controlled Command Write Operations(1)

 V_{cc} = 3.3V \pm 0.3 V, $T_{\rm A}$ = - 40°C to + 85°C

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit
tavav	Write Cycle Time		120			ns
t∨pwH	V _{PP} Setup to WE# Going High	3	100			ns
t _{PHEL}	RP# Setup to BE# Going Low		480			ns
t _{ELWL}	BE# Setup to WE# Going Low		10			ns
tavwh	WH Address Setup to WE# Going High		75			ns
t _D vwH	Data Setup to WE# Going High	2,6	75			ns
twLwH	WE# Pulse Width		75			ns
twhox	Data Hold from WE# High	2	10			ns
twhax	Address Hold from WE# High	2	10			ns
twhen	BE# Hold from WE# High		10			ns
twnwL	WE# Pulse Width High		45			ns
tGHWL	Read Recovery before Write		0			ns
twhrl	WE# High to RY/BY# Going Low				100	ns
[†] RHPL	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			ns
tpHWL	RP# High Recovery to WE# Going Low		1			μs
twhal	Write Recovery before Read		95			ns
tavvl	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			μs
twHQV1	Duration of Word/Byte Write Operation	4,5	5	12		μs
twHQV2	Duration of Block Erase Operation	4	0.3			s



AC Characteristics for WE# - Controlled Command Write Operations(1) (Continued)

 $T_{*} = -40^{\circ}C$ to $+85^{\circ}C$

			Vcc =	5.0V ±	0.25V	Vcc	= 5.0V ±	: 0.5V	
Symbol	Parameter	Notes	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
tavav	Write Cycle Time		70			80			ns
tvpwh	V _{PP} Setup to WE# Going High	3	100			100			ns
t _{PHEL}	RP# Setup to BE# Going Low		480			480			ns
t _{ELWL}	BE# Setup to WE# Going Low		0			0			ns
tavwh	Address Setup to WE# Going High	2,6	50			50			ns
tDVWH	Data Setup to WE# Going High	2,6	50			50			ns
twLwH	WE# Pulse Width		40			50			ns
twHDX	Data Hold from WE# High	2	0			0			ns
twhax	Address Hold from WE# High	2	10			10			ns
†WHEH	BE# Hold from WE# High		10			10			ns
twhwL	WE# Pulse Width High		30			30			ns
t _{GHWL}	Read Recovery before Write		0			0			ns
twhal	WE# High to RY/BY# Going Low				100			100	ns
tRHPL	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			ns
tpHWL	RP# High Recovery to WE# Going Low		1			1			μs
twhal	Write Recovery before Read		60			65			ns
tavvl	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
twHQV1	Duration of Word/Byte Write Operation	4,5	4.5	8		4.5	8		μs
twHQV2	Duration of Block Erase Operation	4	0.3			0.3			s

NOTES:

BE# is defined as the latter of BE, # or BE, # (BE, #) going Low or the first of BE, # or BE, # (BE, #) going High.

- 1. Read timing during write and erase are the same as for normal read.
- 2. Refer to command definition tables for valid address and data values.
- 3. Sampled, but not 100% tested.
- 4. Write/Erase durations are measured to valid Status Register (CSR) Data.
- 5. Word/Byte write operations are typically performed with 1 Programming Pulse.
- 6. Address and Data are latched on the rising edge of WE# for all Command Write operations.






Figure 13. AC Waveforms for Command Write Operations



5.9 AC Characteristics for BE# - Controlled Command Write Operations(1)

 $V_{cc} = 3.3V \pm 0.3V$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit
t AVAV	Write Cycle Time		120			ns
t _{PHWL}	RP# Setup to WE# Going Low	3	480			ns
typeh	V _{PP} Setup to BE# Going High	3	100			ns
twlel	WE# Setup to BE# Going Low		0			ns
TAVEH	Address Setup to BE# Going High	2,6	75			ns
†DVEH	Data Setup to BE# Going High	2,6	75			ns
t _{ELEH}	BE# Pulse Width		75			ns
t _{EHDX}	Data Hold from BE# High	2	10			ns
TEHAX	Address Hold from BE# High	2	10			ns
tehwh	WE# Hold from BE# High		10			ns
tehel.	BE# Pulse Width High		45			ns
t _{GHEL}	Read Recovery before Write		0			ns
t _{EHRL}	BE# High to RY/BY# Going Low		0		100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			ns
t PHEL	RP# High Recovery to BE# Going Low		1			μs
t _{EHGL}	Write Recovery before Read		95			ns
†QVVL	VPP Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			μs
tEHQV1	Duration of Word/Byte Write Operation	4,5	5	12		μs
tEHQV2	Duration of Block Erase Operation	4	0.3			s



AC Characteristics for BE# - Controlled Command Write Operations(1) (Continued)

 $T_{*} = -40^{\circ}C$ to $+85^{\circ}C$

	_		Vcc =	= 5.0V ±	0.25V	Vcc	= 5.0V ±	0.5V	
Symbol	Parameter	Notes	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
tavav	Write Cycle Time		70			80			ns
t _{PHWL}	RP# Setup to WE# Going Low		480			480			ns
typeh	V _{PP} Setup to BE# Going High	3	100			100			ns
twlel	WE# Setup to BE# Going Low		0			0			ns
TAVEH	Address Setup to BE# Going High	2,6	50			50			ns
t _{DVEH}	Data Setup to BE# Going High	2,6	50			50			ns
[†] ELEH	BE# Pulse Width		40			50			ns
tendx	Data Hold from BE# High	2	0			0			ns
tehax	Address Hold from BE# High	2	10			10			ns
tehwh	WE# Hold from BE# High		10			10			ns
tehel.	BE# Pulse Width High		30			30			ns
tGHEL	Read Recovery before Write		0			0			ns
tehar.	BE# High to RY/BY# Going Low				100			100	ns
^t RHPL	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			0			ns
^t PHEL	RP# High Recovery to BE# Going Low		1			1			μs
^t EHGL	Write Recovery before Read		60			65			ns
†QVVL	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High		0			0			μs
tEHQV1	Duration of Word/Byte Write Operation	4,5	4.5	8		4.5	8		μs
tEHQV2	Duration of Block Erase Operation	4	0.3			0.3			S

NOTES

BE# is defined as the latter of BE $_0$ # or BE $_1$ # (BE $_{11}$ #) going Low or the first of BE $_0$ # or BE $_1$ # (BE $_{11}$ #) going High.

- 1. Read timing during write and erase are the same as for normal read.
- 2. Refer to command definition tables for valid address and data values.
- 3. Sampled, but not 100% tested.
- 4. Write/Erase durations are measured to valid Status Register (CSR) Data.
- 5. Word/Byte write operations are typically performed with 1 Programming Pulse.
- 6. Address and Data are latched on the rising edge of BE# for all Command Write Operations.






Figure 14. Alternate AC Waveforms for Command Write Operations



5.10 AC Characteristics for Page Buffer Write Operations(1)

 $V_{cc} = 3.3V \pm 0.3V$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Notes	Min	Тур	Max	Unit
^t avav	Write Cycle Time		120			ns
t _{ELWL}	BE# Setup to WE# Going Low		10			ns
tavwl	Address Setup to WE# Going Low	3	0			ns
t DVWH	Data Setup to WE# Going High	2	75			ns
tww	WE# Pulse Width		75			ns
twhox	Data Hold from WE# High	2	10			ns
twhax	Address Hold from WE# High	2	10			ns
twhen .	BE# Hold from WE# High		10			ns
twhwL	WĘ# Pulse Width High		45			ns
t _{GHWL}	Read Recovery before Write		0			ns
twhgl	Write Recovery before Read		95			ns

T_A =- 40°C to + 85°C

			Vcc = 5.0V ± 0.25V			Vcc	= 5.0V ±	0.5V	
Symbol	Parameter	Notes	Min	Тур	Max	Min	Тур	Max	Unit
tavav	Write Cycle Time		70			80			ns
telwl	BE# Setup to WE# Going Low	Ì	0			0			ns
tavwl	Address Setup to WE# Going Low	3	0			0			ns
t _{DVWH}	Data Setup to WE# Going High	2	50			50			ns
twLwH	WE# Pulse Width		40			50			กร
twhox	Data Hold from WE# High	2	0			0			ns
twhax	Address Hold from WE# High	2	10			10			ns
twheh	BE# Hold from WE# High		10			10			ns
twhwL	WE# Pulse Width High		30			30			ns
tGHWL	Read Recovery before Write		0			0			ns
twhgL	Write Recovery before Read		60			65			กร

NOTES

BE# is defined as the latter of BE,# or BE, # (BE,#) going Low or the first of BE,# or BE, # (BE,#) going High.

- 1. These are WE#-controlled write timings, equivalent BE#-controlled write timings apply.
- 2. Sampled, but not 100% tested.
- 3. Address must be valid during the entire WE# Low pulse.




Figure 15. Page Buffer Write Timing Waveforms

■ 8180798 0021203 L85 ■



5.11 Erase and Word/Byte Write Performance

 $V_{cc} = 3.3V \pm 0.3V$, $T_A = -40^{\circ}C$ to +85°C

Symbol	Parameter	Notes	Min.	Typ.(1)	Max.	Units	Test Conditions
twhRH1	Word/Byte Write Time	2		12		μs	
twhRH2	Block Write Time	2		0.8	2.6	S	Byte Write Mode
twnRH3	Block Write Time	2		0.4	1.2	s	Word Write Mode
	Block Erase Time	2		0.9	12	s	
	Bank Erase Time	2		28.8		s	

 $V_{res} = 5.0V \pm 0.5V$, $T_{res} = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Notes	Min.	Typ.(1)	Max.	Units	Test Conditions
twinni	Word/Byte Write Time	2		8		μs	
twhRH2	Block Write Time	2		0.54	2.6	s	Byte Write Mode
twhrh3	Block Write Time	2		0.27	1.2	s	Word Write Mode
	Block Erase Time	2		0.7	12	S	
	Bank Erase Time	2		22.4		s	

NOTES:

1. 25°C, V_{PP} = 5.0V. 2. Excludes System-Level Overhead.



6 Package and packing specification

1. Package Outline Specification

Refer to drawing No. AA1115


2. Markings

2-1. Marking contents

(1) Product name : LH28F032SUHTD-70

(2) Company name : SHARP

(3) Date code



(4) The marking of "JAPAN" indicates the country of origin.

2-2. Marking layout

Refer drawing No. AA1115

(This layout does not define the dimensions of marking character and marking position.)

3. Packing Specification (Dry packing for surface mount packages)

Dry packing is used for the purpose of maintaining IC quality after mounting packages on the PCB (Printed Circuit Board).

When the epoxy resin which is used for plastic packages is stored at high humidity, it may absorb 0.15% or more of its weight in moisture. If the surface mount type package for a relatively large chip absorbs a large amount of moisture between the epoxy resin and insert material (e.g. chip, lead frame) this moisture may suddenly vaporize into steam when the entire package is heated during the soldering process (e.g. VPS). This causes expansion and results in separation between the resin and insert material, and sometimes cracking of the package. This dry packing is designed to prevent the above problem from occurring in surface mount packages.

3-1. Packing Materials

Material Name	Material Specificaiton	Purpose
Tray	Conductive plastic (50devices/tray)	Fixing of device
Upper cover tray	Conductive plastic (ltray/case)	Fixing of device
Laminated aluminum bag	Aluminum polyethylene (lbag/case)	Drying of device
Des iccant	Silica gel	Drying of device
P P band	Polypropylene (3pcs/case)	Fixing of tray
Inner case	Card board (500devices/case)	Packaging of device
Label	Paper	Indicates part number, quantity
		and date of manufacture
Outer case	Card board	Outer packing of tray

(Devices shall be placed into a tray in the same direction.)

SHARP

- 3-2. Outline dimension of tray Refer to attached drawing
- 4. Storage and Opening of Dry Packing
 - 4-1. Store under conditions shown below before opening the dry packing

(1) Temperature range : 5~40℃

(2) Humidity : 80% RH or less

- 4-2. Notes on opening the dry packing
 - (1) Before opening the dry packing, prepare a working table which is grounded against ESD and use a grounding strap.
 - (2) The tray has been treated to be conductive or anti-static. If the device is transferred to another tray, use a equivalent tray.
- 4-3. Storage after opening the dry packing

Perform the following to prevent absorption of moisture after opening.

- (1) After opening the dry packing, store the ICs in an environment with a temperature of 5~25℃ and a relative humidity of 60% or less and mount ICs within 72 hours after opening dry packing.
- 4-4. Baking (drying) before mounting
 - (1) Baking is necessary
 - (A) If the humidity indicator in the desiccant becomes pink
 - (B) If the procedure in section 4-3 could not be performed
 - (2) Recommended baking conditions

If the above conditions (A) and (B) are applicable, bake it before mounting. The recommended conditions are $16\sim24$ hours at 120° C. Heat resistance tray is used for shipping tray.

5. Surface Mount Conditions

Please perform the following conditions when mounting ICs not to deteriorate IC quality.

5-1. Soldering conditions (The following conditions are valid only for one time soldering.)

Mounting Method	Temperature and Duration	Measurement Point
Reflow soldering	Peak temperature of 230℃ or less,	IC package
(air)	duration of less than 15 seconds. 200℃ or over,duration of less than 40 seconds. Temperature increase rate of 1~4℃/second.	surface
Manual soldering	260℃ or less, duration of less	IC outer lead
(soldering iron)	than 10 seconds.	surface

5-2. Conditions for removal of residual flux

(1) Ultrasonic washing power
 25 Watts/liter or less
 (2) Washing time
 Total 1 minute maximum

(3) Solvent temperature : 15~40℃



