PRODUCT SPECIFICATION



Integrated Circuits Group

ww.DataSheet4U.com

LH28F128BFHT-PTTL75A Flash Memory 128M (8Mb x 16)

(Model Number: LHF12F16)

Spec. Issue Date: June 7, 2004 Spec No: FM046010

	SPEC No. FM046010 ISSUE: Jun. 7, 2004 PRELIMINARY IFICATIONS
ataSheet4U.com	
Product Type <u>12</u>	8 Mbit Flash Memory
L H 2 8 F 1	28BFHT — PTTL75A
Model No	(LHF12F16)
	subject to change without notice.
CUSTOMERS ACCEPTANCE	
DATE:	• • • • • • • • • • • • • • • • • • •
<u>BY:</u>	PRESENTED BY: <u>Mawali</u> M. NAWAKI Dept. General Manager
	REVIEWED BY: PREPARED BY: <u>R.M. J. Luone</u> Product Development Dept. II System-Flash Division Integrated Circuits Group SHARP CORPORATION

LHF12F16

SHARP

ww.DataSheet4U.com

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliance
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment <u>which demands high</u> <u>reliability</u>, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.

• Please direct all queries regarding the products covered herein to a sales representative of the company.



CONTENTS

PAGE
56-Lead TSOP (Normal Bend) Pinout 3
Pin Descriptions 4
www.DataShest411 com Simultaneous Operation Modes Allowed with 6 Planes
Memory Map 6
Identifier Codes and OTP Address for Read Operation
OTP Block Address Map for OTP Program 10
Bus Operation 11
Command Definitions 12
Functions of Block Lock and Block Lock-Down 14
Block Locking State Transitions upon Command Write 14
Block Locking State Transitions upon WP#/ACC Transition 15
Status Register Definition 16
Extended Status Register Definition

PAGE

1 Electrical Specifications	19
1.1 Absolute Maximum Ratings	19
1.2 Operating Conditions	19
1.2.1 Capacitance	20
1.2.2 AC Input/Output Test Conditions	20
1.2.3 DC Characteristics	21
1.2.4 AC Characteristics - Read-Only Operations	23
1.2.5 AC Characteristics - Write Operations	27
1.2.6 Reset Operations	29
1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance	30

LHF12F16

LH28F128BFHT-PTTL75A 128Mbit (8Mbit×16) Page Mode Dual Work Flash MEMORY

■ 128-M density with 16-bit I/O Interface

■ High Performance Reads

SHARP

- 75/25ns 8-Word Page Mode
- 6-Plane Dual Work Operation
 - Read operations are available during Block Erase or (Page Buffer) Program between two different Planes
 - Plane Architecture: 16M, 24M, 24M, 24M, 24M, 16M
- Low Power Operation
 - 2.7V Read and Write Operations
 - \bullet V_{CCQ} for Input/Output Power Supply Isolation
 - Automatic Power Savings Mode reduces I_{CCR} in Static Mode
- Enhanced Code + Data Storage
 5µs Typical Erase/Program Suspends
- OTP (One Time Program) Block
 - 4-Word Factory-Programmed Area
 - 4-Word User-Programmable Area
- High Performance Program with Page Buffer
 - 16-Word Page Buffer
 - \bullet 5µs/Word (Typ.) at WP#/ACC=9.5V
- Operating Temperature -40°C to +85°C
- CMOS Process (P-type silicon substrate)

- Flexible Blocking Architecture
 - Eight 4-Kword Parameter Blocks
 - Two-hundred and fifty-five 32-Kword Main Blocks
 - Top Parameter Location
- Enhanced Data Protection Features
 - Individual Block Lock and Block Lock-Down with Zero-Latency
 - All blocks are locked at power-up or device reset.
 - Block Erase, Full Chip Erase, (Page Buffer) Word Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
 - 3.0V Low-Power 11µs/Word (Typ.) Programming
 - 9.5V No Glue Logic 9µs/Word (Typ.) Production Programming and 0.8s Erase (Typ.)
- Cross-Compatible Command Support
 - Basic Command Set
 - Common Flash Interface (CFI)
- Extended Cycling Capability
 Minimum 100,000 Block Erase Cycles
- 56-Lead TSOP (Normal Bend)
- ETOX^{TM*} Flash Technology
- Not designed or rated as radiation hardened

The product, which is 6-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at $V_{CC}=2.7V-3.3V$. Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as an unique number.

* ETOX is a trademark of Intel Corporation.

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	56-LEAD TSOP STANDARD PINOUT 14mm x 20mm TOP VIEW	56 NC 55 NC 54 A_{16} 53 Vccq 52 GND 51 DQ15 50 DQ7 49 DQ14 48 DQ6 47 DQ13 46 DQ5 45 DQ12 44 DQ4 43 Vcc 42 DQ11 41 DQ3 40 DQ10 39 DQ2 38 DQ9 37 DQ1 36 DQ8 35 DQ0 34 OE# 31 $A0$ 30 NC 29 NC
	Figure 1. 56-Lead TSOP (Normal Bend) Pinout	

			Table 1. Pin Descriptions		
	Symbol	Туре	Name and Function		
	A ₂₂ -A ₀	INPUT	ADDRESS INPUTS: Inputs for addresses.		
	DQ ₁₅ -DQ ₀	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code and identifier code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.		
	CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high (V_{IH}) deselects the device and reduces power consumption to standby levels.		
www.DataS	heet4U.com RST#	INPUT	RESET: When low (V_{IL}), RST# resets internal automation and inhibits write operations which provides data protection. RST#-high (V_{IH}) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.		
	OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.		
	WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).		
	WP#/ACC	INPUT/ SUPPLY	WRITE PROTECT: When WP#/ACC is V_{IL} , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When WP#/ACC is V_{IH} , lock-down is disabled. Applying 9.5V±0.5V to WP#/ACC provides fast erasing or fast programming mode. In this mode, WP#/ACC is power supply pin. Applying 9.5V±0.5V to WP#/ACC during erase/program can only be done for a maximum of 1,000 cycles on each block. WP#/ACC may be connected to 9.5V±0.5V for a total of 80 hours maximum. Use of this pin at 9.5V+0.5V beyond these limits may reduce block cycling capability or cause permanent damage.		
	RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY#: Indicates the status of the internal WSM (Write State Machine). When low, WSM is performing an internal operation (block erase, full chip erase, (page buffer) program or OTP program). RY/BY#-High Z indicates that the WSM is ready for new commands, block erase is suspended and (page buffer) program is inactive, (page buffer) program is suspended, or the device is in reset mode.		
	V _{CC}	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.3V): With $V_{CC} \leq V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (see DC Characteristics) produce spurious results and should not be attempted.		
	V _{CCQ} SUPPLY INPUT/OUTPUT POWER SUPPLY (2.7V-3.3V): Power supply for pins.		INPUT/OUTPUT POWER SUPPLY (2.7V-3.3V): Power supply for all input/output pins.		
	GND	SUPPLY	GROUND: Do not float any ground pins.		
	NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.		

LHF12F16

THEN THE MODES ALLOWED IN THE OTHER				THER P	LANE IS:							
	IF ONE PLANE IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Full Chip Erase	Program Suspend	
	Read Array	Х	X	Х	Х	X	Х		Х		Х	Х
	Read ID/OTP	Х	X	Х	Х	X	X		Х		X	Х
	Read Status	Х	X	Х	Х	X	Х	Х	Х	X	Х	X
	Read Query	Х	X	Х	Х	Х	Х		Х		Х	X
he	Word Program	Х	X	Х	Х							Х
	Page Buffer Program	Х	X	Х	Х							Х
	OTP Program			Х								
	Block Erase	Х	X	Х	Х							
	Full Chip Erase			Х								
	Program Suspend	Х	X	Х	Х							Х
	Block Erase Suspend	Х	Х	Х	Х	Х	Х				Х	

Table 2. Simultaneous Operation Modes Allowed with 6 Planes $(1, 2)$	2)
--	----

NOTES:

1. "X" denotes the operation available.

2. Dual Work Restrictions:

Status register reflects WSM (Write State Machine) state.

Only one plane can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.

 $[A_{22}-A_0]$

LHF12F16

www.DataSheet4U.com

	32-Kword Block 79	278000H - 27FFFFH
	32-Kword Block 78	270000H - 277FFFH
	32-Kword Block 77	268000H - 26FFFFH
	32-Kword Block 76	260000H - 267FFFH
	32-Kword Block 75	258000H - 25FFFFH
	32-Kword Block 74	250000H - 257FFFH
	32-Kword Block 73	248000H - 24FFFFH
	32-Kword Block 72	240000H - 247FFFH
	32-Kword Block 71	238000H - 23FFFFH
	32-Kword Block 70	230000H - 237FFFH
	32-Kword Block 69	228000H - 22FFFFH
	32-Kword Block 68	220000H - 227FFFH
	32-Kword Block 67	218000H - 21FFFFH
	32-Kword Block 66	210000H - 217FFFH
	32-Kword Block 65	208000H - 20FFFFH
	32-Kword Block 64	200000H - 207FFFH
	32-Kword Block 63	1F8000H - 1FFFFFH
	32-Kword Block 62	1F0000H - 1F7FFFH
	32-Kword Block 61	1E8000H - 1EFFFFH
	32-Kword Block 60	1E0000H - 1E7FFFH
	32-Kword Block 59	1D8000H - 1DFFFFH
	32-Kword Block 58	1D0000H - 1D7FFFH
	32-Kword Block 57	1C8000H - 1CFFFFH
	32-Kword Block 56	1C0000H - 1C7FFFH
	32-Kword Block 55	1B8000H - 1BFFFFH
	32-Kword Block 54	1B0000H - 1B7FFFH
	32-Kword Block 53	1A8000H - 1AFFFFH
	32-Kword Block 52	1A0000H - 1A7FFFH
	32-Kword Block 51	198000H - 19FFFFH
	32-Kword Block 50	190000H - 197FFFH
PLANE1	32-Kword Block 49	188000H - 18FFFFH
3	32-Kword Block 48	180000H - 187FFFH
	32-Kword Block 47	178000H - 17FFFFH
Ы	32-Kword Block 46	170000H - 177FFFH
	32-Kword Block 45	168000H - 16FFFFH
	32-Kword Block 44	160000H - 167FFFH
	32-Kword Block 43	158000H - 15FFFFH
	32-Kword Block 42	150000H - 157FFFH
	32-Kword Block 41	148000H - 14FFFFH
	32-Kword Block 40	140000H - 147FFFH
	32-Kword Block 39	138000H - 13FFFFH
	32-Kword Block 38	130000H - 137FFFH
	32-Kword Block 37	128000H - 12FFFFH
	32-Kword Block 36	120000H - 127FFFH
	32-Kword Block 35	118000H - 11FFFFH
	32-Kword Block 34	110000H - 117FFFH
	32-Kword Block 33	108000H - 10FFFFH
	32-Kword Block 32	100000H - 107FFFH
		-

PLANE1 : 24 Mbit

$[A_{22}-A_0]$

	32-Kword Block 31	0F8000H - 0FFFFFH
	32-Kword Block 30	0F0000H - 0F7FFFH
	32-Kword Block 29	0E8000H - 0EFFFFH
	32-Kword Block 28	0E0000H - 0E7FFFH
	32-Kword Block 27	0D8000H - 0DFFFFH
	32-Kword Block 26	0D0000H - 0D7FFFH
	32-Kword Block 25	0C8000H - 0CFFFFH
	32-Kword Block 24	0C0000H - 0C7FFFH
	32-Kword Block 23	0B8000H - 0BFFFFH
	32-Kword Block 22	0B0000H - 0B7FFFH
	32-Kword Block 21	0A8000H - 0AFFFFH
	32-Kword Block 20	0A0000H - 0A7FFFH
	32-Kword Block 19	098000H - 09FFFFH
0	32-Kword Block 18	090000H - 097FFFH
E	32-Kword Block 17	088000H - 08FFFFH
7	32-Kword Block 16	080000H - 087FFFH
PLANE 0	32-Kword Block 15	078000H - 07FFFFH
Р	32-Kword Block 14	070000H - 077FFFH
	32-Kword Block 13	068000H - 06FFFFH
	32-Kword Block 12	060000H - 067FFFH
	32-Kword Block 11	058000H - 05FFFFH
	32-Kword Block 10	050000H - 057FFFH
	32-Kword Block 9	048000H - 04FFFFH
	32-Kword Block 8	040000H - 047FFFH
	32-Kword Block 7	038000H - 03FFFFH
	32-Kword Block 6	030000H - 037FFFH
	32-Kword Block 5	028000H - 02FFFFH
	32-Kword Block 4	020000H - 027FFFH
	32-Kword Block 3	018000H - 01FFFFH
	32-Kword Block 2	010000H - 017FFFH
	32-Kword Block 1	008000H - 00FFFFH
	32-Kword Block 0	000000H - 007FFFH

PLANE0: 16 Mbit

Figure 2.1. Memory Map (Top Parameter, Plane 0 and Plane 1)

6

LHF12F16

www.DataS	he	et4U.com

SHARP

		[A ₂₂ -A ₀]
	32-Kword Block 175	578000H - 57FFFFH
	32-Kword Block 174	570000H - 577FFFH
	32-Kword Block 173	568000H - 56FFFFH
	32-Kword Block 172	560000H - 567FFFH
	32-Kword Block 171	558000H - 55FFFFH
	32-Kword Block 170	550000H - 557FFFH
	32-Kword Block 169	548000H - 54FFFFH
	32-Kword Block 168	540000H - 547FFFH
	32-Kword Block 167	538000H - 53FFFFH
	32-Kword Block 166	530000H - 537FFFH
	32-Kword Block 165	528000H - 52FFFFH
	32-Kword Block 164	520000H - 527FFFH
	32-Kword Block 163	518000H - 51FFFFH
	32-Kword Block 162	510000H - 517FFFH
	32-Kword Block 161	508000H - 50FFFFH
	32-Kword Block 160	500000H - 507FFFH
	32-Kword Block 159	4F8000H - 4FFFFFH
	32-Kword Block 158	4F0000H - 4F7FFFH
	32-Kword Block 157	4E8000H - 4EFFFFH
	32-Kword Block 156	4E0000H - 4E7FFFH
	32-Kword Block 155	4D8000H - 4DFFFFH
	32-Kword Block 154	4D0000H - 4D7FFFH
	32-Kword Block 153	4C8000H - 4CFFFFH
	32-Kword Block 152	4C0000H - 4C7FFFH
	32-Kword Block 151	4B8000H - 4BFFFFH
	32-Kword Block 150	4B0000H - 4B7FFFH
PLANE3	32-Kword Block 149	4A8000H - 4AFFFFH
IE	32-Kword Block 148	4A0000H - 4A7FFFH
A	32-Kword Block 147	498000H - 49FFFFH
	32-Kword Block 146	490000H - 497FFFH
1-	32-Kword Block 145	488000H - 48FFFFH
	32-Kword Block 144	480000H - 487FFFH
	32-Kword Block 143	478000H - 47FFFFH
	32-Kword Block 142	470000H - 477FFFH
	32-Kword Block 141	468000H - 46FFFFH
	32-Kword Block 140	460000H - 467FFFH
	32-Kword Block 139	458000H - 45FFFFH
	32-Kword Block 138	450000H - 457FFFH
	32-Kword Block 137	448000H - 44FFFFH
	32-Kword Block 136	440000H - 447FFFH 438000H - 43FFFFH
	32-Kword Block 135	430000H - 437FFFH
	32-Kword Block 134	430000H - 437FFFH 428000H - 42FFFFH
	32-Kword Block 133	
	32-Kword Block 132	420000H - 427FFFH 418000H - 41FFFFH
	32-Kword Block 131	418000H - 41FFFFH 410000H - 417FFFH
	32-Kword Block 130 32-Kword Block 129	410000H - 41/FFFH 408000H - 40FFFFH
	32-Kword Block 129 32-Kword Block 128	408000H - 40FFFFH
	52-KWOIU DIOCK 120	400000H - 40/I FFH

PLANE3 : 24 Mbit

		[A ₂₂ -A ₀]
	32-Kword Block 127	3F8000H - 3FFFFFH
	32-Kword Block 126	3F0000H - 3F7FFFH
	32-Kword Block 125	3E8000H - 3EFFFFH
	32-Kword Block 124	3E0000H - 3E7FFFH
	32-Kword Block 123	3D8000H - 3DFFFFH
1	32-Kword Block 122	3D0000H - 3D7FFFH
	32-Kword Block 121	3C8000H - 3CFFFFH
	32-Kword Block 120	3C0000H - 3C7FFFH
	32-Kword Block 119	3B8000H - 3BFFFFH
	32-Kword Block 118	3B0000H - 3B7FFFH
	32-Kword Block 117	3A8000H - 3AFFFFH
	32-Kword Block 116	3A0000H - 3A7FFFH
	32-Kword Block 115	398000H - 39FFFFH
	32-Kword Block 114	390000H - 397FFFH
	32-Kword Block 113	388000H - 38FFFFH
	32-Kword Block 112	380000H - 387FFFH
	32-Kword Block 111	378000H - 37FFFFH
	32-Kword Block 110	370000H - 377FFFH
	32-Kword Block 109	368000H - 36FFFFH
	32-Kword Block 108	360000H - 367FFFH
	32-Kword Block 107	358000H - 35FFFFH
	32-Kword Block 106	350000H - 357FFFH
	32-Kword Block 105	348000H - 34FFFFH
	32-Kword Block 104	340000H - 347FFFH
	32-Kword Block 103	338000H - 33FFFFH
\sim	32-Kword Block 102	330000H - 337FFFH
Щ	32-Kword Block 101	328000H - 32FFFFH
PLANE2	32-Kword Block 100	320000H - 327FFFH 318000H - 31FFFFH
Ą	32-Kword Block 99 32-Kword Block 98	310000H - 317FFFH
Ы	32-Kword Block 98	308000H - 30FFFFH
	32-Kword Block 96	300000H - 307FFFH
	32-Kword Block 95	2F8000H - 2FFFFH
	32-Kword Block 94	2F0000H - 2F7FFFH
	32-Kword Block 93	2E8000H - 2EFFFFH
	32-Kword Block 92	2E0000H - 2E7FFFH
	32-Kword Block 91	2D8000H - 2DFFFFH
	32-Kword Block 90	2D0000H - 2D7FFFH
	32-Kword Block 89	2C8000H - 2CFFFFH
	32-Kword Block 88	2C0000H - 2C7FFFH
	32-Kword Block 87	2B8000H - 2BFFFFH
	32-Kword Block 86	2B0000H - 2B7FFFH
	32-Kword Block 85	2A8000H - 2AFFFFH
	32-Kword Block 84	2A0000H - 2A7FFFH
	32-Kword Block 83	298000H - 29FFFFH
-	32-Kword Block 82	290000H - 297FFFH
	32-Kword Block 81	288000H - 28FFFFH
	32-Kword Block 80	280000H - 287FFFH

PLANE2 : 24 Mbit

Figure 2.2. Memory Map (Top Parameter, Plane 2 and Plane 3)

LHF12F16

ww.DataSheet4U.com			$[A_{22}-A_0]$
			1-22-01
		4-Kword Block 262	7FF000H - 7FFFFFH
		4-Kword Block 261	7FE000H - 7FEFFFH
		4-Kword Block 260	7FD000H - 7FDFFFH
		4-Kword Block 259	7FC000H - 7FCFFFH
		4-Kword Block 258	7FB000H - 7FBFFFH
		4-Kword Block 257	7FA000H - 7FAFFFH
		4-Kword Block 256	7F9000H - 7F9FFFH
		4-Kword Block 255	7F8000H - 7F8FFFH
		32-Kword Block 254	7F0000H - 7F7FFFH
		32-Kword Block 253	7E8000H - 7EFFFFH
		32-Kword Block 252	7E0000H - 7E7FFFH
		32-Kword Block 251	7D8000H - 7DFFFFH
		32-Kword Block 250	7D0000H - 7D7FFFH
		32-Kword Block 249	7C8000H - 7CFFFFH
		32-Kword Block 248	7C0000H - 7C7FFFH
		32-Kword Block 247	7B8000H - 7BFFFFH
		32-Kword Block 246	7B0000H - 7B7FFFH
		32-Kword Block 245	7A8000H - 7AFFFFH
		32-Kword Block 244	7A0000H - 7A7FFFH
		32-Kword Block 243	798000H - 79FFFFH
	13	32-Kword Block 242	790000H - 797FFFH
	PLANE5	32-Kword Block 241	788000H - 78FFFFH
	1Z	32-Kword Block 240	780000H - 787FFFH
	L.	32-Kword Block 239	778000H - 77FFFFH
		32-Kword Block 238	770000H - 777FFFH
		32-Kword Block 237	768000H - 76FFFFH
		32-Kword Block 236	760000H - 767FFFH
		32-Kword Block 235	758000H - 75FFFFH
		32-Kword Block 234	750000H - 757FFFH
		32-Kword Block 233	748000H - 74FFFFH
		32-Kword Block 232	740000H - 747FFFH
		32-Kword Block 231	738000H - 73FFFFH
		32-Kword Block 230	730000H - 737FFFH
		32-Kword Block 229	728000H - 72FFFFH
		32-Kword Block 228	720000H - 727FFFH
	1	22 Kruged Digal 227	719000U 71EEEEU

		$[A_{22}-A_0]$
	32-Kword Block 223	6F8000H - 6FFFFFH
	32-Kword Block 223 32-Kword Block 222	6F0000H - 6F7FFFH
	32-Kword Block 222 32-Kword Block 221	6E8000H - 6EFFFFH
	32-Kword Block 221 32-Kword Block 220	6E0000H - 6E7FFFH
	32-Kword Block 220 32-Kword Block 219	6D8000H - 6DFFFFH
	32-Kword Block 219 32-Kword Block 218	6D0000H - 6D7FFFH
	32-Kword Block 218 32-Kword Block 217	6C8000H - 6CFFFFH
	32-Kword Block 217 32-Kword Block 216	6C0000H - 6C7FFFH
	32-Kword Block 210 32-Kword Block 215	6B8000H - 6BFFFFH
	32-Kword Block 213	6B0000H - 6B7FFFH
	32-Kword Block 214 32-Kword Block 213	6A8000H - 6AFFFFH
	32-Kword Block 213	6A0000H - 6A7FFFH
	32-Kword Block 212 32-Kword Block 211	698000H - 69FFFFH
	32-Kword Block 211 32-Kword Block 210	690000H - 697FFFH
	32-Kword Block 209	688000H - 68FFFFH
	32-Kword Block 209 32-Kword Block 208	680000H - 687FFFH
	32-Kword Block 208	678000H - 67FFFFH
	32-Kword Block 207 32-Kword Block 206	670000H - 677FFFH
	32-Kword Block 200	668000H - 66FFFFH
	32-Kword Block 203	660000H - 667FFFH
	32-Kword Block 204 32-Kword Block 203	658000H - 65FFFFH
	32-Kword Block 203	650000H - 657FFFH
	32-Kword Block 202 32-Kword Block 201	648000H - 64FFFFH
	32-Kword Block 200	640000H - 647FFFH
	32-Kword Block 199	638000H - 63FFFFH
	32-Kword Block 199 32-Kword Block 198	630000H - 637FFFH
	32-Kword Block 198	628000H - 62FFFFH
	32-Kword Block 197	620000H - 627FFFH
	32-Kword Block 195	618000H - 61FFFFH
→	32-Kword Block 199	610000H - 617FFFH
PLANE4	32-Kword Block 194	608000H - 60FFFFH
	32-Kword Block 192	600000H - 607FFFH
 ₹	32-Kword Block 192	5F8000H - 5FFFFFH
티	32-Kword Block 191 32-Kword Block 190	5F0000H - 5F7FFFH
	32-Kword Block 190	5E8000H - 5EFFFFH
	32-Kword Block 188	5E0000H - 5E7FFFH
	32-Kword Block 187	5D8000H - 5DFFFFH
	32-Kword Block 186	5D0000H - 5D7FFFH
	32-Kword Block 185	5C8000H - 5CFFFFH
	32-Kword Block 184	5C0000H - 5C7FFFH
	32-Kword Block 183	5B8000H - 5BFFFFH
	32-Kword Block 182	5B0000H - 5B7FFFH
	32-Kword Block 181	5A8000H - 5AFFFFH
	32-Kword Block 181	5A0000H - 5A7FFFH
	32-Kword Block 179	598000H - 59FFFFH
	32-Kword Block 179	590000H - 597FFFH
	32-Kword Block 177	588000H - 58FFFFH
	32-Kword Block 176	580000H - 587FFFH
L	52 Ruora Brock 170	

PLANE5: 16 Mbit

32-Kword Block 227 32-Kword Block 226

32-Kword Block 225 32-Kword Block 224

718000H - 71FFFFH 710000H - 717FFFH

708000H - 70FFFH 700000H - 707FFFH 700000H - 707FFFH

PLANE4 : 24 Mbit

Figure 2.3. Memory Map (Top Parameter, Plane 4 and Plane 5)

8

	Table 3. Identifier Codes and OTP Add	ress for Read Operation		
	Code	Address [A ₁₅ -A ₀]	Data [DQ ₁₅ -DQ ₀]	Notes
Manufacturer Code	Manufacturer Code	0000H	00B0H	1
Device Code	Device Code	0001H	0010H	1
Block Lock Configuration	Block is Unlocked		$DQ_0 = 0$	2, 3
Code	Block is Locked	$DQ_0 = 1$	2, 3	
	Block is not Locked-Down	Address + 2	$DQ_1 = 0$	2, 3
leet4U.com	Block is Locked-Down		DQ ₁ = 1	2, 3
OTP	OTP Lock	0080H	OTP-LK	1, 4
	OTP	0081-0088H	OTP	1, 5

NOTES:

1. A_{22} - A_{16} must be the address within the plane to which the Read Identifier Codes/OTP command (90H) has been written.

2. Block Address = The beginning location of a block address within the plane to which the Read Identifier Codes/OTP command (90H) has been written.

3. DQ_{15} - DQ_2 are reserved for future implementation.

4. OTP-LK=OTP Block Lock configuration.

5. OTP=OTP Block data.

www.DataSheet4U.com

[A ₂₂ -A ₀]	
000088H	
	Customer Programmable Area
000085H	
000084H	
	Factory Programmed Area
000081H	
000080H	Reserved for Future Implementation (DQ15-DQ2)
	mmable Area Lock Bit (DQ1)

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

			Table 4	. Bus Op	eration	-,		
Mode	Notes	RST#	CE#	OE#	WE#	Address	DQ ₁₅₋₀	RY/BY# ⁽⁸⁾
Read Array	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	X	D _{OUT}	High Z
Output Disable		V _{IH}	V _{IL}	V _{IH}	V _{IH}	Х	High Z	X
Standby		V _{IH}	V _{IH}	Х	Х	Х	High Z	X
Reset	3	V _{IL}	Х	Х	Х	Х	High Z	High Z
Read Identifier Codes/OTP	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	See Table 3	See Table 3	High Z
Read Query	6,7	V _{IH}	V _{IL}	V _{IL}	V _{IH}	X	D _{OUT}	High Z
Read Status Register	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	Х	D _{OUT}	X
Write	4,5,6	V _{IH}	V _{IL}	V _{IH}	V _{IL}	Х	D _{IN}	X

Table 4. Bus $Operation^{(1,2)}$

NOTES:

1. Refer to DC Characteristics for V_{IL} or V_{IH} voltages.

2. X can be V_{IL} or V_{IH} for control pins and addresses.

3. RST# at $GND \pm 0.2V$ ensures the lowest power consumption.

4. Command writes involving block erase, full chip erase, (page buffer) program or OTP program are reliably executed when V_{CC}=2.7V-3.3V.

5. Refer to Table 5 for valid D_{IN} during a write operation.

6. Never hold OE# low and WE# low at the same timing.

7. Query code = Common Flash Interface (CFI) code.

8. RY/BY# is V_{OL} when the WSM (Write State Machine) is executing internal block erase, full chip erase, (page buffer) program or OTP program algorithms. It is High Z during when the WSM is not busy, in block erase suspend mode (with program and page buffer program inactive), (page buffer) program suspend mode, or reset mode.

```
www.DataSheet4U.com
```

Bus		First Bus Cycle			Second Bus Cycle					
Cycles Req'd	Notes	Oper ⁽¹⁾	Addr ⁽²⁾	Data	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾			
1		Write	PA	FFH						
≥2	4	Write	PA	90H	Read	IA or OA	ID or OD			
≥2	4	Write	PA	98H	Read	QA	QD			
2		Write	PA	70H	Read	PA	SRD			
1		Write	PA	50H						
2	5	Write	BA	20H	Write	BA	D0H			
2	5,9	Write	Х	30H	Write	Х	D0H			
2	5,6	Write	WA	40H or 10H	Write	WA	WD			
≥4	5,7	Write	WA	E8H	Write	WA	N-1			
1	8,9	Write	PA	B0H						
1	8,9	Write	PA	D0H						
2		Write	BA	60H	Write	BA	01H			
2	10	Write	BA	60H	Write	BA	D0H			
2		Write	BA	60H	Write	BA	2FH			
2	9	Write	OA	СОН	Write	OA	OD			
	$\begin{array}{c} Cycles \\ Req'd \\ \hline 1 \\ \ge 2 \\ \ge 2 \\ \hline 2 \\ 2 \\$	Cycles Req'd Notes Notes 1 ≥ 2 4 ≥ 2 4 2 1 2 4 2 4 2 1 1 2 2 5 2 2 5,9 2 2 5,6 ≥ 4 5,7 1 8,9 1 8,9 2 2 10 2 2 10 2 10	Cycles Req'dNotes $\overline{Oper^{(1)}}$ 1Write ≥ 2 4 2 4 2 41Write2525,925,625,6 ≥ 4 5,718,918,92102102102102Write	Cycles Req'dNotes $Oper^{(1)}$ $Addr^{(2)}$ 1WritePA ≥ 2 4WritePA ≥ 2 4WritePA24WritePA25WritePA25WriteBA25,6WriteWA ≥ 4 5,7WriteWA18,9WritePA18,9WriteBA210WriteBA210WriteBA210WriteBA25WriteBA	Cycles Req'dNotes $\overrightarrow{Oper^{(1)}}$ $Addr^{(2)}$ $Data$ 1WritePAFFH ≥ 2 4WritePA90H ≥ 2 4WritePA90H ≥ 2 4WritePA90H 2 4WritePA90H25WritePA90H1WritePA50H25WriteBA20H25,9WriteWA30H25,6WriteWA40H or 10H25,6WriteWAE8H18,9WritePAB0H18,9WritePAD0H210WriteBA60H210WriteBA60H210WriteBA60H	Cycles Req'dNotes $\overrightarrow{Oper^{(1)}}$ $Addr^{(2)}$ $Data$ $Oper^{(1)}$ 1WritePAFFH ≥ 2 4WritePA90HRead ≥ 2 4WritePA98HRead224WritePA98HRead24WritePA50H25WriteBA20HWrite25,9WriteX30HWrite25,6WriteWA40H or 10HWrite25,6WriteWAE8HWrite18,9WritePAB0H210WriteBA60HWrite210WriteBA60HWrite210WriteBA60HWrite	Cycles Req'dNotes $Oper^{(1)}$ $Addr^{(2)}$ $Data$ $Oper^{(1)}$ $Addr^{(2)}$ 1WritePAFFH ≥ 2 4WritePA90HReadIA or OA ≥ 2 4WritePA98HReadQA24WritePA98HReadQA24WritePA50H25WriteBA20HWriteBA25,9WriteWA30HWriteX25,6WriteWA40H or 10HWriteWA25,6WritePAB0H18,9WritePAB0H18,9WritePAD0HKriteBA210WriteBA60HWriteBA210WriteBA60HWriteBA			

Table 5. Command Definitions⁽¹¹⁾

NOTES:

1. Bus operations are defined in Table 4.

2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.

X=Any valid address within the device.

PA=Address within the selected plane.

IA=Identifier codes address (See Table 3).

QA=Query codes address.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. OA=Address of OTP block to be read or programmed (See Figure 3).

3. ID=Data read from identifier codes. (See Table 3).

QD=Data read from query database.

SRD=Data read from status register. See Table 9.1, Table 9.2 for a description of the status register bits.

WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

N-1=N is the number of the words to be loaded into a page buffer.

4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code and the data within OTP block (See Table 3).

The Read Query command is available for reading CFI (Common Flash Interface) information.

5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V_{IH}.

6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.



LHF12F16

- 7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H).
- 8. If the program operation in one plane is suspended and the erase operation in other plane is also suspended, the suspended program operation will be resumed first.
- 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP#/ACC is V_{IL}. When WP#/ACC is V_{IH}, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
- 11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

			(2)		
State	WP#/ACC	/P#/ACC DQ1 ⁽¹⁾ DQ0 ⁽¹⁾		State Name	Erase/Program Allowed ⁽²⁾
[000]	0	0	0	Unlocked	Yes
[001] ⁽³⁾	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] ⁽³⁾	1	0	1	Locked	No
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Table 6.	Functions	of Block Lock ⁽⁵⁾	and Block Lock-Down
----------	-----------	------------------------------	---------------------

www.DataSheet4U.com

NOTES:

- 1. $DQ_0=1$: a block is locked; $DQ_0=0$: a block is unlocked.
 - $DQ_1=1$: a block is locked-down; $DQ_1=0$: a block is not locked-down.
- 2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.
- 3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#/ACC=0) or [101] (WP#/ACC=1), regardless of the states before power-off or reset operation.
- 4. When WP#/ACC is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.
- 5. OTP (One Time Program) block has the lock function which is different from those described above.

	Current S	State		Result after Lock Command Written (Next State)			
State	WP#/ACC	DQ_1	DQ ₀	Set Lock ⁽¹⁾	Clear Lock ⁽¹⁾	Set Lock-down ⁽¹⁾	
[000]	0	0	0	[001]	No Change	[011] ⁽²⁾	
[001]	0	0	1	No Change ⁽³⁾	[000]	[011]	
[011]	0	1	1	No Change	No Change	No Change	
[100]	1	0	0	[101]	No Change	[111] ⁽²⁾	
[101]	1	0	1	No Change	[100]	[111]	
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾	
[111]	1	1	1	No Change	[110]	No Change	

Table 7. Block Locking State Transitions upon Command Write⁽⁴⁾

NOTES:

- 1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.
- 2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0=0$), the corresponding block is locked-down and automatically locked at the same time.
- 3. "No Change" means that the state remains unchanged after the command written.
- 4. In this state transitions table, assumes that WP#/ACC is not changed and fixed V_{IL} or V_{IH} .

		Current State				Result after WP#/ACC Transition (Next State)					
	Previous State	State	WP#/ACC	DQ ₁	DQ ₀	WP#/ACC= $0 \rightarrow 1^{(1)}$	WP#/ACC=1→0 ⁽¹⁾				
	-	[000]	0	0	0	[100]	-				
	-	[001]	0	0	1	[101]	-				
	[110] ⁽²⁾					[110]	-				
	Other than [110] ⁽²⁾	[011]	0	1	1	[111]	-				
DataSheet4U.co	om _	[100]	1	0	0	-	[000]				
	-	[101]	1	0	1	-	[001]				
	-	[110]	1	1	0	-	[011] ⁽³⁾				
	-	[111]	1	1	1	-	[011]				

Table 8. Block Locking State Transitions upon WP#/ACC Transition⁽⁴⁾

NOTES:

1. "WP#/ACC=0 \rightarrow 1" means that WP#/ACC is driven to V_{IH} and "WP#/ACC=1 \rightarrow 0" means that WP#/ACC is driven to V_{IL} .

2. State transition from the current state [011] to the next state depends on the previous state. 3. When WP#/ACC is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

	Table 9.1. Status Register Definition									
GWSMS	GBESS	GBEFCES	GPBPOPS	GWPACCS	GPBPSS	GDPS	R			
15	14	13	12	11	10	9	8			
PWSMS	GBESS	GBEFCES	GPBPOPS	GWPACCS	GPBPSS	GDPS	R			
7	6	5	4	3	2	1	0			
(PW 0 = Busy SR.6 = GLO (GE 1 = Bloch 0 = Bloch SR.5 = GLO FUI 1 = Error 0 = Succ SR.4 = GLO	JE WRITE STAT (SMS) y BAL BLOCK EF ESS) c Erase Suspende c Erase in Progres BAL BLOCK EF L CHIP ERASE in Block Erase o essful Block Erass BAL (PAGE BU	E MACHINE S RASE SUSPEN d ss/Completed RASE AND STATUS (GBE r Full Chip Eras e or Full Chip E	D STATUS EFCES) se Erase AM AND	Machine). How each plane. Ev occupied by the In the plane to RY/BY# to de buffer) program invalid while SI If both SR.5 an erase, (page bu	indicates the solution indicates the solution of the SR.7 indicates the SR.7 indicates the solution of the sol	dicates the stat 7 is "1", the mand is issued, erase, full ch am completion. 's after a block , set/clear block	SM (Write State us of WSM in WSM may be Check SR.7 or ip erase, (page SR.6 - SR.1 are erase, full chip ck lock bit, set oper command			
$0 = Succ$ $SR.3 = GLO$ $1 = V_{CCC}$ $Open$ $0 = WP\#$ $SR.2 = GLO$ SUS $1 = (Page)$ $0 = (Page)$ $SR.1 = GLO$ $1 = Erase$ $Lock$ $0 = Unlo$		er) Program or (STATUS (GWP CC < 9.0V Dete FFER) PROGR. (GPBPSS) 1 Suspended 1 in Progress/Co ROTECT STAT mpted on a ion Abort	OTP Program PACCS) ect, AM ompleted PUS (GDPS)	SR.3 does not p level. The WS level only after Program or OT guaranteed to $ACC \neq V_{ACCH}$. SR.1 does not p bit. The WSM i Erase, Full Ch Program comm depending on th set. Reading the the Read Ident lock bit status.	M interrogates Block Erase, I P Program cor report accu provide a conti- nterrogates the hip Erase, (Pa nand sequenc he attempted op e block lock co tifier Codes/O'	and indicates Full Chip Erase mand sequence rate feedback nuous indicatio block lock bit of ge Buffer) Pro- res. It inform peration, if the to onfiguration cod TP command	the WP#/ACC e, (Page Buffer) ces. SR.3 is not when WP#/ on of block lock only after Block ogram or OTP s the system, block lock bit is les after writing indicates block			
SR.0 = RESI	ERVED FOR FU	ΓURE ENHAN	CEMENTS (R)	SR.0 is reserve when polling th	ed for future u e status registe	se and should r.	be masked out			

www.DataS

LHF12F16

 Table 9.2.
 Status Register Definition (Continued)

	NOTES:
SR.15 = GLOBAL WRITE STATE MACHINE STATUS (GWSMS) 1 = Ready 0 = Busy	Status Register SR.15-SR.9 indicates the status of the WSM. Check SR.15 or RY/BY# to determine block erase, full chip
SR.14 = GLOBAL BLOCK ERASE SUSPEND STATUS (GBESS) 1 = Block Erase Suspended 0 = Block Erase in Progress/Completed	erase, (page buffer) program or OTP program completion. SR.14 - SR.9 are invalid while SR.15="0".
SR.13 = GLOBAL BLOCK ERASE AND FULL CHIP ERASE STATUS (GBEFCES) 1 = Error in Block Erase or Full Chip Erase 0 = Successful Block Erase or Full Chip Erase	If both SR.13 and SR.12 are "1"s after a block erase, full chip erase, (page buffer) program, set/clear block lock bit, set block lock-down bit attempt, an improper command sequence was entered.
 SR.12 = GLOBAL (PAGE BUFFER) PROGRAM AND OTP PROGRAM STATUS (GPBPOPS) 1 = Error in (Page Buffer) Program or OTP Program 0 = Successful (Page Buffer) Program or OTP Program 	
SR.11 = GLOBAL WP#/ACC STATUS (GWPACCS) $1 = V_{CCQ}+0.4V < WPP#/ACC < 9.0V$ Detect, Operation Abort 0 = WP#/ACC OK	SR.11 does not provide a continuous indication of WP#/ACC level. The WSM interrogates and indicates the WP#/ACC level only after Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program command sequences. SR.11 is not guaranteed to report accurate feedback when WP#/ ACC \neq V _{ACCH} .
SR.10 = GLOBAL (PAGE BUFFER) PROGRAM SUSPEND STATUS (GPBPSS) 1 = (Page Buffer) Program Suspended 0 = (Page Buffer) Program in Progress/Completed	SR.9 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block
SR.9 = GLOBAL DEVICE PROTECT STATUS (GDPS) 1 = Erase or Program Attempted on a Locked Block, Operation Abort 0 = Unlocked	Erase, Full Chip Erase, (Page Buffer) Program or OTP Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes/OTP command indicates block lock bit status.
SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R)	SR.8 is reserved for future use and should be masked out when polling the status register.

			Table 10). Extended St	atus Register De	efinition				
	R	R	R	R	R	R	R	R		
	15	14	13	12	11	10	9	8		
	SMS	R	R	R	R	R	R	R		
	7	6	5	4	3	2	1	0		
he				NOTES: After issue a Page Buffer Program command (E8H XSR.7="1" indicates that the entered command is accepted If XSR.7 is "0", the command is not accepted and a next Pa Buffer Program command (E8H) should be issued again check if page buffer is available or not.						
					XSR.15-8 and XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.					

www.DataSheet4U.com

Rev. 0.04

1 Electrical Specifications	
1.1 Absolute Maximum Ratings [*]	
Operating Temperature During Read, Erase and Program40°C to +85°C ⁽¹⁾	
Storage Temperature During under Bias40°C to +85°C	-
During non Bias65°C to +125°C	
Voltage On Any Pin (except V_{CC} , V_{CCQ} and WP#/ACC)	
0.5V to V_{CCQ}+0.5V $^{(2)}$	
V_{CC} and V_{CCQ} Supply Voltage0.2V to +3.7V $^{(2)}$	-
WP#/ACC Supply Voltage0.2V to +10.3V $^{(2, 3, 4)}$	
Output Short Circuit Current 100mA ⁽⁵⁾	:

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

NOTES:

- 1. Operating temperature is for extended temperature product defined by this specification.
- 2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{CC} , V_{CCQ} and WP#/ACC pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is V_{CC} +0.5V which, during transitions, may overshoot to V_{CC} +2.0V for periods <20ns.
- 3. Maximum DC voltage on WP#/ACC may overshoot to +11.0V for periods <20ns.
- 4. WP#/ACC erase/program voltage is normally 2.7V-3.3V. Applying 9.0V-10.0V to WP#/ACC during erase/ program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. WP#/ACC may be connected to 9.0V-10.0V for a total of 80 hours maximum.
- 5. Output shorted for no more than one second. No more than one output shorted at a time.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T _A	-40	+25	+85	°C	
V _{CC} Supply Voltage	V _{CC}	2.7	3.0	3.3	V	1
I/O Supply Voltage	V _{CCQ}	2.7	3.0	3.3	V	1
	V _{IL}	-0.2		0.4	V	
WP#/ACC Voltage when Used as a Logic Control		2.4		V _{CCQ} + 0.4	V	1
WP#/ACC Supply Voltage	V _{ACCH}	9.0	9.5	10.0	V	1, 2
Main Block Erase Cycling: WP#/ACC=V _{IL} or V _{IH}		100,000			Cycles	
Parameter Block Erase Cycling: WP#/ACC= V_{IL} or V_{IH}		100,000			Cycles	
Main Block Erase Cycling: WP#/ACC=V _{ACCH} , 80 hrs.				1,000	Cycles	
Parameter Block Erase Cycling: WP#/ACC=V _{ACCH} , 80 hrs.				1,000	Cycles	
Maximum WP#/ACC hours at V _{ACCH}				80	Hours	

1.2 Operating Conditions

NOTES:

1. See DC Characteristics tables for voltage range-specific specification.

2. Applying WP#/ACC=9.0V-10.0V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to WP#/ACC=9.0V-10.0V is not allowed and can cause damage to the device.


1.2.1 Capacitance ⁽¹⁾ (T_A =+25°C, f=1MHz)


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0.0V		4	7	pF
WP#/ACC Input Capacitance	C _{IN}	V _{IN} =0.0V		18	22	pF
Output Capacitance	C _{OUT}	V _{OUT} =0.0V		6	10	pF

NOTE:

1. Sampled, not 100% tested.

eet4U.com








Figure 5. Transient Equivalent Testing Load Circuit

Table 11. Test Configuration Capacitance Loading Value

Test Configuration	C _L (pF)
V _{CC} =2.7V-3.3V	50

1.2.3 DC Characteristics

		• CC	V _{CC} =2./V-3.3V							
Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions			
I _{LI}	Input Load Current	1	-1.0		+1.0	μΑ	V _{CC} =V _{CC} Max.,			
I _{LO}	Output Leakage Current	1	-1.0		+1.0	μΑ	$\begin{bmatrix} V_{CCQ} = V_{CCQ} Max., \\ V_{IN} / V_{OUT} = V_{CCQ} \text{ or } \\ GND \end{bmatrix}$			
el <mark>ices</mark> com	V _{CC} Standby Current	1,7,8		9	40	μΑ	V _{CC} =V _{CC} Max., CE#=RST#= V _{CCQ} ±0.2V, WP#/ACC=V _{CCQ} or GND			
I _{CCAS}	V _{CC} Automatic Power Savings Current	1,3,7		9	40	μΑ	V _{CC} =V _{CC} Max., CE#=GND±0.2V, WP#/ACC=V _{CCQ} or GND			
I _{CCD}	V _{CC} Reset Current	1,7		9	40	μA	RST#=GND±0.2V			
Laura	Average V _{CC} Read Current Normal Mode	1,6,7		20	30	mA	V _{CC} =V _{CC} Max., CE#=V _{IL} ,			
I _{CCR}	Average V _{CC} Read Current 8 Word Read Page Mode	1,6,7		5	10	mA	OE#=V _{IH} , f=5MHz			
T	V _{CC} (Page Buffer) Program Current	1,4,6,7		20	60	mA	WP#/ACC=V _{IL} or V			
I _{CCW}	CC (1 age Buner) Hogram Current	1,4,6,7		10	20	mA	WP#/ACC=V _{ACCH}			
I _{CCE}	V _{CC} Block Erase,	1,4,6,7		10	30	mA	WP#/ACC=V _{IL} or V			
¹ CCE	Full Chip Erase Current	1,4,6,7		4	10	mA	WP#/ACC=V _{ACCH}			
I _{CCWS} I _{CCES}	V _{CC} (Page Buffer) Program or Block Erase Suspend Current	1,2,6,7		10	200	μΑ	CE#=V _{IH}			
I _{ACCS} I _{ACCR}	WP#/ACC Standby or Read Current	1,5,6,7		2	5	μΑ	WP#/ACC≤V _{CC}			
I _{ACCW}	WP#/ACC (Page Buffer) Program	1,4,5,6,7		2	5	μA	WP#/ACC=V _{IL} or V			
ACCW	Current	1,4,5,6,7		10	30	mA	WP#/ACC=V _{ACCH}			
I _{ACCE}	WP#/ACC Block Erase,	1,4,5,6,7		2	5	μΑ	WP#/ACC=V _{IL} or V			
	Full Chip Erase Current	1,4,5,6,7		5	15	mA	WP#/ACC=V _{ACCH}			
I _{ACCWS}	WP#/ACC (Page Buffer) Program	1,5,6,7		2	5	μA	WP#/ACC=V _{IL} or V			
neens	Suspend Current	1,5,6,7		10	200	μA	WP#/ACC=V _{ACCH}			
I _{ACCES}	WP#/ACC Block Erase Suspend			2	5	μΑ	WP#/ACC=V _{IL} or V			
	Current	1,5,6,7		10	200	μΑ	WP#/ACC=V _{ACCH}			

V_{CC}=2.7V-3.3V

www.DataSheet4U.com

Rev. 0.04

DC Characteristics (Continued)

V~~	=2.7V-3.3V	
• CC	-2.7 V-5.5 V	

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V _{IL}	Input Low Voltage	5	-0.4		0.4	V	
V _{IH}	Input High Voltage	4	2.4		V _{CCQ} + 0.4	V	
V _{OL} neet4U.com	Output Low Voltage	4,8			0.2		$V_{CC}=V_{CC}Min.,$ $V_{CCQ}=V_{CCQ}Min.,$ $I_{OL}=100\mu A$
V _{OH}	Output High Voltage	4	V _{CCQ} -0.2			V	$\begin{array}{l} V_{CC} = V_{CC} Min., \\ V_{CCQ} = V_{CCQ} Min., \\ I_{OH} = -100 \mu A \end{array}$
V _{ACCH}	WP#/ACC during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations		9.0	9.5	10.0	V	
V _{LKO}	V _{CC} Lockout Voltage		1.5			V	

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at V_{CC} =3.0V, V_{CCQ} =3.0V and T_A =+25°C unless V_{CC} is specified.

2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCW} . If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR} .

The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVQV}) provide new data when addresses are changed.
 Sampled not 100% tostad

4. Sampled, not 100% tested.

5. Applying 9.5V±0.5V to WP#/ACC provides fast erasing or fast programming mode. In this mode, WP#/ACC is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.

Applying 9.5V±0.5V to WP#/ACC during erase/program can only be done for a maximum of 1,000 cycles on each block. WP#/ACC may be connected to 9.5V±0.5V for a total of 80 hours maximum.

6. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.

7. For all pins other than those shown in test conditions, input level is V_{CCO} or GND.

8. Includes RY/BY#.

1.2.4 AC Characteristics - Read-Only Operations⁽¹⁾

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		75		ns
t _{AVQV}	Address to Output Delay			75	ns
t _{ELQV}	CE# to Output Delay	3		75	ns
t _{APA}	Page Address Access Time			25	ns
t _{GLQV}	OE# to Output Delay	3		20	ns
t _{PHQV}	RST# High to Output Delay			150	ns
t _{EHQZ} , t _{GHQZ}	CE# or OE# to Output in High Z, Whichever Occurs First	2		20	ns
t _{ELQX}	CE# to Output in Low Z	2	0		ns
t _{GLQX}	OE# to Output in Low Z	2	0		ns
t _{OH}	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns
t _{AVEL} , t _{AVGL}	Address Setup to CE#, OE# Going Low for Reading Status Register	4, 6	10		ns
t _{ELAX} , t _{GLAX}	Address Hold from CE#, OE# Going Low for Reading Status Register	5, 6	10		ns
t _{EHEL} , t _{GHGL}	CE#, OE# Pulse Width High for Reading Status Register	6	20		ns

$V_{CC}=2.7V-3.3V$, $T_{A}=-40^{\circ}C$ to $+85^{\circ}C$

NOTES:

www.DataS

1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.

2. Sampled, not 100% tested.


3. OE# may be delayed up to t_{ELQV} — t_{GLQV} after the falling edge of CE# without impact to t_{ELQV} .

4. Address setup time (t_{AVEL}, t_{AVGL}) is defined from the falling edge of CE# or OE# (whichever goes low last). 5. Address hold time (t_{ELAX}, t_{GLAX}) is defined from the falling edge of CE# or OE# (whichever goes low last).

6. Specifications t_{AVEL}, t_{AVGL}, t_{ELAX}, t_{GLAX} and t_{EHEL}, t_{GHGL} for read operations apply to only status register read operations.




LHF12F16






LHF12F16







1.2.5 AC Characteristics - Write Operations^{(1), (2)}

Symbol	Parameter		Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		75		ns	
t _{PHWL} (t _{PHEL})	RST# High Recovery to WE# (CE#) Going L	ow	3	150		ns
t _{ELWL} (t _{WLEL})	CE# (WE#) Setup to WE# (CE#) Going Low	,		0		ns
$t_{WLWH}(t_{ELEH})$	WE# (CE#) Pulse Width		4	50		ns
t _{DVWH} (t _{DVEH})	Data Setup to WE# (CE#) Going High		7	40		ns
t _{AVWH} (t _{AVEH})	Address Setup to WE# (CE#) Going High		7	40		ns
t _{WHEH} (t _{EHWH})	CE# (WE#) Hold from WE# (CE#) High		0		ns	
t _{WHDX} (t _{EHDX})	Data Hold from WE# (CE#) High			0		ns
t_{WHAX} (t_{EHAX})	Address Hold from WE# (CE#) High			0		ns
t_{WHWL} (t_{EHEL})	WE# (CE#) Pulse Width High		5	25		ns
ta (ta)	WP#/ACC High Setup to WE# (CE#)	WP#/ACC=V _{IH}	3	0		ns
t _{SHWH} (t _{SHEH})	Going High	WP#/ACC=V _{ACCH}	5	200		
$t_{WHGL} (t_{EHGL})$	Write Recovery before Read			30		ns
t _{QVSL}	WP#/ACC High Hold from Valid SRD, RY/H	3	0		ns	
t _{WHR0} (t _{EHR0})	WE# (CE#) High to SR.7 Going "0"		3, 6		t _{AVQV} +50	ns
$t_{WHRL} (t_{EHRL})$	WE# (CE#) High to RY/BY# Going Low		3		100	ns

$V_{CC}=2.7V-3.3V$, $T_{A}=-40^{\circ}C$ to $+85^{\circ}C$

NOTES:

1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

2. A write operation can be initiated and terminated with either CE# or WE#.


3. Sampled, not 100% tested.

4. Write pulse width (twp) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of CE# or WE# (whichever goes high first). Hence, $t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}$.

5. Write pulse width high (t_{WPH}) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling edge of CE# or WE# (whichever goes low last). Hence, $t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}$. 6. t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes/OTP command= $t_{AVQV}+100$ ns.


7. Refer to Table 5 for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit configuration.





28

LHF12F16



the reset will complete within 100ns.
5. When the device power-up, holding RST# low minimum 100ns is required after V_{CC} has been in predefined range and also has been in stable there.

4. If RST# asserted while a block erase, full chip erase, (page buffer) program or OTP program operation is not executing,

1. A reset time, t_{PHOV}, is required from the later of SR.7 (RY/BY#) going "1" (High Z) or RST# going high until outputs are

1, 3, 5

3

100

V_{CC} 2.7V to RST# High

V_{CC} 2.7V to Output Delay

valid. Refer to AC Characteristics - Read-Only Operations for t_{PHQV}. 2. t_{PLPH} is <100ns the device may still reset but this is not guaranteed.

t_{2VPH}

t_{VHQV}

NOTES:

3. Sampled, not 100% tested.

www.DataSheet4U.com

ns

ms

1

LHF12F16

1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance⁽³⁾

	-	-								
Symbol	Parameter	Notes	Command is		WP#/ACC=V _{IL} or V _{IH} (In System)			WP#/ACC=V _{ACCH} (In Manufacturing)		
			Used or not Used	Min.	Тур. ⁽¹⁾	Max. ⁽²⁾	Min.	Тур. ⁽¹⁾	Max. ⁽²⁾	
turn	4-Kword Parameter Block	2	Not Used		0.05	0.3		0.04	0.12	s
t _{WPB}	Program Time	2	Used		0.03	0.12		0.02	0.06	s
tun m	32-Kword Main Block	2	Not Used		0.38	2.4		0.31	1.0	s
twmB _{om}	Program Time	2	Used		0.24	1.0		0.17	0.5	s
t _{WHQV1} /	Ward Des server Times		Not Used		11	200		9	185	μs
t _{EHQV1}	Word Program Time	2	Used		7	100		5	90	μs
t _{WHOV1} / t _{EHOV1}	OTP Program Time	2	Not Used		36	400		27	185	μs
t _{WHQV2} / t _{EHQV2}	4-Kword Parameter Block Erase Time	2	-		0.5	4		0.4	4	s
t _{WHQV3} / t _{EHQV3}	32-Kword Main Block Erase Time	2	-		0.9	5		0.8	5	s
	Full Chip Erase Time	2			240	1400		200	1400	S
t _{WHRH1} / t _{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs

$$V_{CC}=2.7V-3.3V$$
, $T_{A}=-40^{\circ}C$ to $+85^{\circ}C$

NOTES:

1. Typical values measured at V_{CC}=3.0V, WP#/ACC=3.0V or 9.5V, and T_A=+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.

2. Excludes external system-level overhead.

3. Sampled, but not 100% tested.


4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1" or RY/BY# going High Z.

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished.

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{VR}	V _{CC} Rise Time	1	0.5	30000	μs/V
t _R	Input Signal Rise Time	1, 2		1	μs/V
t _F	Input Signal Fall Time	1, 2		1	μs/V


NOTES:

1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name		
AP-001-SD-E	Flash Memory Family Software Drivers		
АР-006-РТ-Е	Data Protection Method of SHARP Flash Memory		
AP-007-SW-E	RP#, V _{PP} Electric Potential Switching Circuit		

NOTE:

1. International customers should contact their local SHARP or distribution sales office.



SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

SHARP®

NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437 www.sharpsma.com

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 Head Office:

No. 360, Bashen Road,

Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk **Shenzhen Representative Office:** Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731 Fax: (86) 755-3273735

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819