PRODUCT SPECIFICATION



Integrated Circuits Group^{U.com}

LH28F320BFHE-PBTLEZ Flash Memory 32Mbit (2Mbitx16)

(Model Number: LHF32FEZ)

Spec. Issue Date: September 13, 2004 Spec No: EL169103

| | SPEC No. EL169103 |
|--------------|---|
| | ISSUE: Sep. 13, 2004 |
| | <u> </u> |
| <u>To;</u> | |
| S I | PECIFICATIONS |
| | |
| Product Typ | e <u>32 Mbit Flash Memory</u> |
| L | H 2 8 F 3 2 0 B F H E — P B T L E Z |
| Model N | o (LHF32FEZ) |
| 1100011 | |
| * This speci | any objections, please contact us before issuing purchasing order. fications contains <u>40</u> pages including the cover and appendix. H28F320BF Series Appendix (FUM00701). |
| | |
| BY: | PRESENTED |
| | BY: Mawaki M. NAWAKI Dept. General Manager |
| | REVIEWED BY: PREPARED BY: |
| | P. Matsinjama n. Inoue |
| | Product Development Dept. II |
| | System-Flash Division |
| | Integrated Circuits Group |
| | SHARP CORPORATION |
| | |
| | www.DataSheet4U.com |

LHF32FEZ

- SHARP
 - Handle this document carefully for it contains material protected by international copyright law. Any reproduction,^{40,00} full or in part, of this material is prohibited without the express written permission of the company.
 - When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliance
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment <u>which demands high</u> <u>reliability</u>, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
 - Please direct all queries regarding the products covered herein to a sales representative of the company.



CONTENTS

www.DataSheet4U.com

PAGE


PAGE

| 48-Lead TSOP Pinout 3 |
|---|
| Pin Descriptions 4 |
| Simultaneous Operation Modes Allowed with Four Planes 5 |
| Memory Map 6 |
| Identifier Codes and OTP Address for Read Operation 7 |
| Identifier Codes and OTP Address for Read Operation on Partition Configuration 7 |
| OTP Block Address Map for OTP Program 8 |
| Bus Operation |
| Command Definitions 10 |
| Functions of Block Lock and Block Lock-Down 12 |
| Block Locking State Transitions upon Command Write |
| Block Locking State Transitions upon WP#/ACC Transition 13 |
| Status Register Definition |

| Extended Status Register Definition 15 |
|---|
| Partition Configuration Register Definition 16 |
| Partition Configuration 16 |
| 1 Electrical Specifications 17 |
| 1.1 Absolute Maximum Ratings 17 |
| 1.2 Operating Conditions 17 |
| 1.2.1 Capacitance 18 |
| 1.2.2 AC Input/Output Test Conditions 18 |
| 1.2.3 DC Characteristics 19 |
| 1.2.4 AC Characteristics - Read-Only Operations |
| 1.2.5 AC Characteristics - Write Operations |
| 1.2.6 Reset Operations 27 |
| 1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance |
| 2 Related Document Information 29 |
| 3 Package and packing specification |

LHF32FEZ





- Operating Temperature -40° C to $+85^{\circ}$ C
- CMOS Process (P-type silicon substrate)

- ETOX^{TM*} Flash Technology
- Not designed or rated as radiation hardened

The product, which is 4-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at V_{CC} =2.7V-3.6V. Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states. Furthermore, its newly configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as a unique number.

* ETOX is a trademark of Intel Corporation.

www.DataSheet4U.com

3

Figure 1. 48-Lead TSOP (Normal Bend) Pinout

| | | Table 1. Pin Descriptions www.DataSheet4U. |
|-----------------------------------|----------------------|---|
| Symbol | Туре | Name and Function |
| A ₀ -A ₂₀ | INPUT | ADDRESS INPUTS: Inputs for addresses. 32M: A ₀ -A ₂₀ |
| DQ ₀ -DQ ₁₅ | INPUT/ OUTPUT | DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code and partition configuration register code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle. |
| CE# | INPUT | CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high (V_{IH}) deselects the device and reduces power consumption to standby levels. |
| RST# | INPUT | RESET: When low (V_{IL}), RST# resets internal automation and inhibits write operations which provides data protection. RST#-high (V_{IH}) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down. |
| OE# | INPUT | OUTPUT ENABLE: Gates the device's outputs during a read cycle. |
| WE# | INPUT | WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first). |
| WP#/ACC | INPUT/ SUPPLY | WRITE PROTECT: When WP#/ACC is V _{IL} , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When WP#/ACC is V _{IH} , lock-down is disabled. Applying 12V±0.3V to WP#/ACC provides fast erasing or fast programming mode. In this mode, WP#/ACC is power supply pin. Applying 12V±0.3V to WP#/ACC during erase/program can only be done for a maximum of 1,000 cycles on each block. WP#/ ACC may be connected to 12V±0.3V for a total of 80 hours maximum. Use of this pin at 12V beyond these limits may reduce block cycling capability or cause permanent |
| RY/BY# | OPEN DRAIN OUTPUT | damage. READY/BUSY#: Indicates the status of the internal WSM (Write State Machine). When low, WSM is performing an internal operation (block erase, full chip erase, (page buffer) program or OTP program). RY/BY#-High Z indicates that the WSM is ready for new commands, block erase is suspended and (page buffer) program is inactive, (page buffer) program is suspended, or the device is in reset mode. |
| V _{CC} | SUPPLY | DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (see DC Characteristics) produce spurious results and should not be attempted. |
| GND | SUPPLY | GROUND: Do not float any ground pins. |
| NC | | NO CONNECT: Lead is not internally connected; it may be driven or floated. |
| | | |

.com

www.DataSheet4U.com

www.DataSheet4U.com

| | | | | - | | | | | | | |
|-------------------------|---------------|----------------|----------------|---------------|-----------------|---------------------------|----------------|----------------|--------------------|--------------------|-------|
| | | | THEN 7 | THE MO | DES ALL | OWED IN | THE OTI | HER PAP | RTITION I | S: | |
| IF ONE PARTITION IS: | Read Array | Read ID/OTP | Read Status | Read Query | Word Program | Page Buffer Program | OTP Program | Block Erase | Full Chip Erase | Program Suspend | Hrase |
| Read Array | Х | X | Х | Х | Х | Х | | Х | | Х | X |
| Read ID/OTP | Х | X | Х | Х | Х | Х | | Х | | Х | Х |
| Read Status | Х | X | Х | Х | Х | Х | Х | Х | Х | Х | Х |
| Read Query | Х | X | Х | Х | Х | Х | | Х | | Х | X |
| Word Program | Х | X | Х | Х | | | | | | | X |
| Page Buffer Program | Х | X | Х | X | | | | | | | X |
| OTP Program | | | Х | | | | | | | | |
| Block Erase | Х | X | Х | Х | | | | | | | |
| Full Chip Erase | | | Х | | | | | | | | |
| Program Suspend | Х | X | Х | X | | | | | | | Х |
| Block Erase Suspend | Х | X | Х | X | X | X | | | | Х | |

Table 2. Simultaneous Operation Modes Allowed with Four $Planes^{(1, 2)}$

NOTES:

1. "X" denotes the operation available.

2. Configurative Partition Dual Work Restrictions:

Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.

| | | | | DI (| OCK NILIMBEL | R ADDRESS RANGE |
|-----------------|----------------------------|--|-----------|------|--------------|--------------------|
| | | | | 38 | 32K-WORD | 0F8000H - 0FFFFFH |
| | | | | 37 | 32K-WORD | 0F0000H - 0F7FFFH |
| | | | | 36 | 32K-WORD | 0E8000H - 0EFFFFH |
| | | | | 35 | 32K-WORD | 0E0000H - 0E7FFFH |
| | | | Ē | 34 | 32K-WORD | 0D8000H - 0DFFFFH |
| | | | PLANE | 33 | 32K-WORD | 0D00000H - 0D7FFFH |
| | BLOCK NUMBER | ADDRESS RANGE | | 32 | 32K-WORD | 0C8000H - 0CFFFFH |
| | 70 32K-WORD | 1F8000H - 1FFFFFH | (UNIFORM | 31 | 32K-WORD | 0C0000H - 0C7FFFH |
| | 69 32K-WORD | 1F0000H - 1F7FFFH | H | 30 | 32K-WORD | 0B8000H - 0BFFFFH |
| | 68 32K-WORD | 1E8000H - 1EFFFFH | 15 | 29 | 32K-WORD | 0B0000H - 0B7FFFH |
| | 67 32K-WORD | 1E0000H - 1E7FFFH | | 28 | 32K-WORD | 0A8000H - 0AFFFFH |
| E) | 66 32K-WORD | 1D8000H - 1DFFFFH | PLANEI | 20 | 32K-WORD | 0A0000H - 0A7FFFH |
| AN | 65 32K-WORD | 1D0000H - 1D7FFFH | H | 26 | 32K-WORD | 098000H - 09FFFFH |
| I PI | 64 32K-WORD | 1C8000H - 1CFFFFH | | 20 | 32K-WORD | 098000H - 097FFFH |
| (UNIFORM PLANE) | 63 32K-WORD | 1C0000H - 1C7FFFH | | 23 | 32K-WORD | 088000H - 08FFFFH |
| IIFC | 62 32K-WORD | 1B8000H - 1BFFFFH | | 24 | 32K-WORD | 088000H - 087FFFH |
| Ð | 61 32K-WORD | 1B0000H - 1B7FFFH | | 23 | 52K-WORD | 0000011-08/11111 |
| | 60 32K-WORD | 1A8000H - 1AFFFFH | | 22 | 32K-WORD | 078000H - 07FFFFH |
| PLANE3 | | 1A0000H - 1A7FFFH | | 21 | 32K-WORD | 070000H - 077FFFH |
| | 59 32K-WORD | 198000H - 19FFFFH | | 20 | 32K-WORD | 068000H - 06FFFFH |
| | 57 32K-WORD | 198000H - 197FFFH 190000H - 197FFFH | | 19 | 32K-WORD | 060000H - 067FFFH |
| | 56 32K-WORD | 188000H - 18FFFFH | | 15 | 32K-WORD | 058000H - 05FFFFH |
| | 55 32K-WORD | 180000H - 187FFFH | | 17 | 32K-WORD | 050000H - 057FFFH |
| | 55 52K-WORD | 1800000 - 18/11111 | | 16 | 32K-WORD | 048000H - 04FFFFH |
| | 54 32K-WORD | 178000H - 17FFFFH | E) | 15 | 32K-WORD | 048000H - 047FFFH |
| | 53 32K-WORD | 170000H - 177FFFH | PLANE | 13 | 32K-WORD | 038000H - 03FFFFH |
| | 52 32K-WORD | 168000H - 16FFFFH | R PI | | 32K-WORD | 030000H - 037FFFH |
| | 51 32K-WORD | 160000H - 167FFFH | | 12 | 32K-WORD | 028000H - 02FFFFH |
| E) | 50 32K-WORD | 158000H - 15FFFFH | ME | 11 | 32K-WORD | 020000H - 027FFFH |
| AN. | 49 32K-WORD | 150000H - 157FFFH | RA | 10 | 32K-WORD | 018000H - 01FFFFH |
| (UNIFORM PLANE) | 49 32K-WORD | 148000H - 14FFFFH | (PARAMETE | 9 | 32K-WORD | 010000H - 017FFFH |
| RN | 43 32K-WORD 47 32K-WORD | 140000H - 147FFFH | | 8 | 32K-WORD | 008000H - 00FFFFH |
| IFC | 46 32K-WORD | 138000H - 13FFFFH | PLANE0 | 7 | 4K-WORD | 007000H - 007FFFH |
| S | 40 32K-WORD 45 32K-WORD | 130000H - 137FFFH | PL | 6 | | _ |
| | | | | | 4K-WORD | 006000H - 006FFFH |
| PLANE2 | | 128000H - 12FFFFH | | 5 | 4K-WORD | 005000H - 005FFFH |
| PL | 43 32K-WORD | 120000H - 127FFFH | | 4 | 4K-WORD | 004000H - 004FFFH |
| | 42 32K-WORD | 118000H - 11FFFFH | | 3 | 4K-WORD | 003000H - 003FFFH |
| | 41 32K-WORD | 110000H - 117FFFH | | 2 | 4K-WORD | 002000H - 002FFFH |
| | 40 32K-WORD | 108000H - 10FFFFH | | 1 | 4K-WORD | 001000H - 001FFFH |

Figure 2. Memory Map (Bottom Parameter)

Table 3. Identifier Codes and OTP Address for Read Operation

| | fuble 5. Identifier codes and 011 fiddret | s for recue operation | | |
|----------------------------------|---|---|--|-------|
| | Code | Address [A ₁₅ -A ₀] | Data [DQ ₁₅ -DQ ₀] | Notes |
| Manufacturer Code | Manufacturer Code | 0000H | 00B0H | 1 |
| Device Code | Bottom Parameter Device Code | 0001H | 00B5H | 1, 2 |
| Block Lock Configuration Code | Block is Unlocked | | $DQ_0 = 0$ | 3 |
| | Block is Locked | Block | $DQ_0 = 1$ | 3 |
| | Block is not Locked-Down | Address + 2 | $DQ_1 = 0$ | 3 |
| | Block is Locked-Down | | $DQ_1 = 1$ | 3 |
| Device Configuration Code | Partition Configuration Register | 0006H | PCRC | 1,4 |
| OTP | OTP Lock | 0080H | OTP-LK | 1, 5 |
| | OTP | 0081-0088H | OTP | 1, 6 |

NOTES:

1. The address A₂₀-A₁₆ are shown in below table for reading the manufacturer code, device code, device configuration code and OTP data.

- 2. Bottom parameter device has its parameter blocks in the plane0 (The lowest address).
- 3. Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes/OTP command (90H) has been written.
- DQ_{15} - DQ_2 are reserved for future implementation.
- 4. PCRC=Partition Configuration Register Code.
- 5. OTP-LK=OTP Block Lock configuration.
- 6. OTP=OTP Block data.

| Partition C | Configuration l | Register ⁽²⁾ | Address (32M-bit device) |
|-------------|-----------------|-------------------------|-------------------------------------|
| PCR.10 | PCR.9 | PCR.8 | [A ₂₀ -A ₁₆] |
| 0 | 0 | 0 | 00H |
| 0 | 0 | 1 | 00H or 08H |
| 0 | 1 | 0 | 00H or 10H |
| 1 | 0 | 0 | 00H or 18H |
| 0 | 1 | 1 | 00H or 08H or 10H |
| 1 | 1 | 0 | 00H or 10H or 18H |
| 1 | 0 | 1 | 00H or 08H or 18H |
| 1 | 1 | 1 | 00H or 08H or 10H or 18H |

Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration⁽¹⁾ (32M-bit device)

NOTES:

1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).

2. Refer to Table 12 for the partition configuration register.

www.DataSheet4U.com

| 000088H | |
|---------|--|
| | Customer Programmable Area |
| 000085H | |
| 000084H | |
| | Factory Programmed Area |
| 000081H | |
| 000080H | Reserved for Future Implementation (DO15-DO2) |

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

| | | | | F | | | | |
|------------------------------|-------|-----------------|-----------------|-----------------|-----------------|-------------------------------|-------------------------------|-----------------------|
| Mode | Notes | RST# | CE# | OE# | WE# | Address | DQ ₀₋₁₅ | RY/BY# ⁽⁸⁾ |
| Read Array | 6 | V _{IH} | V _{IL} | V _{IL} | V _{IH} | X | D _{OUT} | X |
| Output Disable | | V _{IH} | V _{IL} | V _{IH} | V _{IH} | X | High Z | X |
| Standby | | V _{IH} | V _{IH} | Х | Х | Х | High Z | Х |
| Reset | 3 | V _{IL} | Х | Х | Х | X | High Z | High Z |
| Read Identifier Codes/OTP | 6 | V _{IH} | V _{IL} | V _{IL} | V _{IH} | See Table 3 and Table 4 | See Table 3 and Table 4 | X |
| Read Query | 6,7 | V _{IH} | V _{IL} | V _{IL} | V _{IH} | See Appendix | See Appendix | X |
| Write | 4,5,6 | V _{IH} | V _{IL} | V _{IH} | V _{IL} | Х | D _{IN} | Х |

Table 5. Bus $Operation^{(1,2)}$

NOTES:

1. See DC Characteristics for $V_{I\!L}$ or $V_{I\!H}$ voltages.

2. X can be V_{IL} or V_{IH} .

- 3. RST# at GND±0.2V ensures the lowest power consumption.
- 4. Command writes involving block erase, full chip erase, (page buffer) program or OTP program are reliably executed when $V_{CC}=2.7V-3.6V$.
- 5. Refer to Table 6 for valid D_{IN} during a write operation.
- 6. Never hold OE# low and WE# low at the same timing.
- 7. Refer to Appendix of LH28F320BF series for more information about query code.
- 8. RY/BY# is V_{OL} when the WSM (Write State Machine) is executing internal block erase, full chip erase, (page buffer) program or OTP program algorithms. It is High Z during when the WSM is not busy, in block erase suspend mode (with program and page buffer program inactive), (page buffer) program suspend mode, or reset mode.

www.DataSheet4U.com

| | 10 | ubic 0. C | Jonnana | Definitions | | | | |
|--|-----------------|-----------|---------------------|---------------------|---------------|---------------------|---------------------|---------------------|
| | Bus | | l | First Bus Cyc | le | Second Bus Cycle | | |
| Command | Cycles Req'd | Notes | Oper ⁽¹⁾ | Addr ⁽²⁾ | Data | Oper ⁽¹⁾ | Addr ⁽²⁾ | Data ⁽³⁾ |
| Read Array | 1 | | Write | PA | FFH | | | |
| Read Identifier Codes/OTP | ≥2 | 4 | Write | PA | 90H | Read | IA or OA | ID or OD |
| Read Query | ≥2 | 4 | Write | PA | 98H | Read | QA | QD |
| Read Status Register | 2 | | Write | PA | 70H | Read | PA | SRD |
| Clear Status Register | 1 | | Write | PA | 50H | | | |
| Block Erase | 2 | 5 | Write | BA | 20H | Write | BA | D0H |
| Full Chip Erase | 2 | 5,9 | Write | Х | 30H | Write | Х | D0H |
| Program | 2 | 5,6 | Write | WA | 40H or 10H | Write | WA | WD |
| Page Buffer Program | ≥4 | 5,7 | Write | WA | E8H | Write | WA | N-1 |
| Block Erase and (Page Buffer) Program Suspend | 1 | 8,9 | Write | PA | B0H | | | |
| Block Erase and (Page Buffer) Program Resume | 1 | 8,9 | Write | PA | D0H | | | |
| Set Block Lock Bit | 2 | | Write | BA | 60H | Write | BA | 01H |
| Clear Block Lock Bit | 2 | 10 | Write | BA | 60H | Write | BA | D0H |
| Set Block Lock-down Bit | 2 | | Write | BA | 60H | Write | BA | 2FH |
| OTP Program | 2 | 9 | Write | OA | СОН | Write | OA | OD |
| Set Partition Configuration Register | 2 | | Write | PCRC | 60H | Write | PCRC | 04H |

| Table 6. Command | Definitions ⁽¹¹⁾ |
|------------------|-----------------------------|
|------------------|-----------------------------|

NOTES:

1. Bus operations are defined in Table 5.

2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cvcle.

X=Any valid address within the device.

PA=Address within the selected partition.

IA=Identifier codes address (See Table 3 and Table 4).

QA=Query codes address. Refer to Appendix of LH28F320BF series for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. OA=Address of OTP block to be read or programmed (See Figure 3).

PCRC=Partition configuration register code presented on the address A₀-A₁₅.

3. ID=Data read from identifier codes. (See Table 3 and Table 4).

QD=Data read from query database. Refer to Appendix of LH28F320BF series for details.

SRD=Data read from status register. See Table 10 and Table 11 for a description of the status register bits.

- WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.
- OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.
- N-1=N is the number of the words to be loaded into a page buffer.

4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.

5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is VIH.



LHF32FEZ

- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to Appendix of LH28F320BF series for details.
- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP#/ACC is V_{IL}. When WP#/ACC is V_{IH}, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
- 11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

om

| State | WP#/ACC | $DQ_1^{(1)}$ | $DQ_0^{(1)}$ | State Name | Erase/Program Allowed ⁽²⁾ |
|----------------------|---------|--------------|--------------|-------------------|--------------------------------------|
| [000] | 0 | 0 | 0 | Unlocked | Yes |
| [001] ⁽³⁾ | 0 | 0 | 1 | Locked | No |
| [011] | 0 | 1 | 1 | Locked-down | No |
| [100] | 1 | 0 | 0 | Unlocked | Yes |
| [101] ⁽³⁾ | 1 | 0 | 1 | Locked | No |
| [110] ⁽⁴⁾ | 1 | 1 | 0 | Lock-down Disable | Yes |
| [111] | 1 | 1 | 1 | Lock-down Disable | No |

NOTES:

1. $DQ_0=1$: a block is locked; $DQ_0=0$: a block is unlocked.

 $DQ_1=1$: a block is locked-down; $DQ_1=0$: a block is not locked-down.

- 2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.
- 3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#/ACC=0) or [101] (WP#/ACC=1), regardless of the states before power-off or reset operation.
- 4. When WP#/ACC is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.
- 5. OTP (One Time Program) block has the lock function which is different from those described above.

| Current State | | | | Result after Lock Command Written (Next State) | | | |
|---------------|---------|-----------------|-----------------|--|---------------------------|------------------------------|--|
| State | WP#/ACC | DQ ₁ | DQ ₀ | Set Lock ⁽¹⁾ | Clear Lock ⁽¹⁾ | Set Lock-down ⁽¹⁾ | |
| [000] | 0 | 0 | 0 | [001] | No Change | [011] ⁽²⁾ | |
| [001] | 0 | 0 | 1 | No Change ⁽³⁾ | [000] | [011] | |
| [011] | 0 | 1 | 1 | No Change | No Change | No Change | |
| [100] | 1 | 0 | 0 | [101] | No Change | [111] ⁽²⁾ | |
| [101] | 1 | 0 | 1 | No Change | [100] | [111] | |
| [110] | 1 | 1 | 0 | [111] | No Change | [111] ⁽²⁾ | |
| [111] | 1 | 1 | 1 | No Change | [110] | No Change | |

NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0=0$), the corresponding block is locked-down and automatically locked at the same time.

- 3. "No Change" means that the state remains unchanged after the command written.
- 4. In this state transitions table, assumes that WP#/ACC is not changed and fixed VIL or VIH.

12

| Previous State | | Current Sta | ite | | Result after WP#/ACC Transition (Next State) | | |
|---------------------------------|-------|-------------|-----------------|-----------------|---|----------------------------------|--|
| | State | WP#/ACC | DQ ₁ | DQ ₀ | WP#/ACC= $0 \rightarrow 1^{(1)}$ | WP#/ACC= $1 \rightarrow 0^{(1)}$ | |
| - | [000] | 0 | 0 | 0 | [100] | - | |
| - | [001] | 0 | 0 | 1 | [101] | - | |
| [110] ⁽²⁾ | [011] | 0 | 1 | 1 | [110] | - | |
| Other than [110] ⁽²⁾ | | | | | [111] | - | |
| - | [100] | 1 | 0 | 0 | - | [000] | |
| - | [101] | 1 | 0 | 1 | - | [001] | |
| - | [110] | 1 | 1 | 0 | - | [011] ⁽³⁾ | |
| - | [111] | 1 | 1 | 1 | - | [011] | |

| Table 9. | Block Locking | State Transitions u | pon WP#/ACC Transition ⁽⁴⁾ |
|----------|---------------|---------------------|---------------------------------------|
|----------|---------------|---------------------|---------------------------------------|

NOTES:

1. "WP#/ACC=0 \rightarrow 1" means that WP#/ACC is driven to V_{IH} and "WP#/ACC=1 \rightarrow 0" means that WP#/ACC is driven to V_{IL}.

2. State transition from the current state [011] to the next state depends on the previous state. 3. When WP#/ACC is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

www.DataSheet4U.com

14

| R | R | R | R | R | R | R | R |
|-----------------------|--|---|-----------|--|---|-----------------------------------|---|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| WSMS | BESS | BEFCES | PBPOPS | WPACCS | PBPSS | DPS | R |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ENHANCE | MENTS (R) | FOR FUTURE | | | NOT | ES: | |
| 1 = Ready 0 = Busy | | HINE STATUS | | Status Register (Write State Ma be occupied by 3 or 4 partitions | chine). Even if the other partiti | the SR.7 is "1". | , the WSM ma |
| 1 = Block | K ERASE SUS Erase Suspende Erase in Progre | | (BESS) | Check SR.7 or erase, (page bu SR.6 - SR.1 are | iffer) program | or OTP progra | |
| STAT 1 = Error i | US (BEFCES) n Block Erase o | D FULL CHIP E or Full Chip Eras se or Full Chip E | se | If both SR.5 an erase, (page bu block lock-dow attempt, an imp | uffer) program, wn bit, set pa | set/clear bloc rtition configu | k lock bit, so ration registe |
| OTP 1 = Error i | PROGRAM ST n (Page Buffer) | OGRAM AND FATUS (PBPOP Program or OT fer) Program or (| P Program | SR.3 does not p level. The WS level only after Program or OT | M interrogates Block Erase, F P Program con | and indicates Full Chip Erase | the WP#/AC e, (Page Buffe ces. SR.3 is no |
| $1 = V_{CC} + 0$ | | WPACCS) CC < 11.7V Dete | ect, | guaranteed to ACC≠V _{ACCH} . | report accur | ate feedback | when WP |
| 0 = WP#/A | tion Abort ACC OK | | | SR.1 does not p bit. The WSM i Erase, Full Ch | nterrogates the | block lock bit o | only after Bloc |
| STAT $1 = (Page)$ | US (PBPSS) Buffer) Progran | OGRAM SUSP n Suspended n in Progress/Co | | Erase, Full Chip Erase, (Page Buffer) Program or OT Program command sequences. It informs the syster depending on the attempted operation, if the block lock bit set. Reading the block lock configuration codes after writir the Read Identifier Codes/OTP command indicates bloc lock bit status. | | | |
| 1 = Erase of | or Program Atte d Block, Opera | | | SR.15 - SR.8 ar be masked out v | | | |
| SR.0 = RESE | | | | | | | |

LHF32FEZ

www.DataSheet4U.com

| Table 11. Extended Status Register Definition | | | | | | | | |
|--|----|----|----|--|----|---|-----------------------------------|--|
| R | R | R | R | R | R | R | R | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| SMS | R | R | R | R | R | R | R | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R) XSR.7 = STATE MACHINE STATUS (SMS) 1 = Page Buffer Program available 0 = Page Buffer Program not available | | | | NOTES: After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not. | | | | |
| | | | | | | | future use and extended status | |

www.DataSheet4U.com

Rev. 2.44

LHF32FEZ

www.DataSheet4U.com

 Table 12. Partition Configuration Register Definition

| Table 12. Partition Configuration Register Definition | | | | | | | | | |
|---|---|--|--|---|---|--|---|--|--|
| R | R | R | R | | R | PC2 | PC1 | PC0 | |
| 15 | 14 | 13 | 12 | | 1 | 10 | 9 | 8 | |
| R | R | R | R | | R | R | R | R | |
| 7 | 6 | 5 | 4 | | 3 | 2 | 1 | 0 | |
| PCR.15-11 = $PCR.10-8 = H$ $000 = Ni$ $001 = PI$ $(defa$ $010 = PI$ $(defa$ $010 = PI$ $(defa$ $011 = PI$ $three$ $opera$ $110 = PI$ $three$ $opera$ $101 = PI$ $three$ $three$ | RESERVED FO ENHANCEMI PARTITION COM o partitioning. Du ane 1-3 are merge ult in a bottom p ane 0-1 and Plan- tion respectively. ane 0-2 are merg ult in a top param ane 2-3 are merg partitions in the tation is available ane 0-1 are merg partitions in the ation is available | R FUTURE ENTS (R) NFIGURATION al Work is not a ed into one parti arameter device e2-3 are merged ed into one part neter device) ed into one part his configuration between any tw ed into one part his configuration between any tw ed into one part his configuration | (PC2-0) allowed. tion.) l into one ition. There are on. Dual work to partitions. ition. There are on. Dual work to partitions. ition. There are on. Dual work | 11 PCR.7 After "001" parama See Fi should | 1 = Th Eacl tivel two -0 = R oower- in a eter de gure 4 5-11 a be | here are four partition h plane correspon ly. Dual work oper partitions. ESERVED FOR H ENHANCEMEN' NOT -up or device rese bottom parameter | ions in this con nds to each pr ration is availab FUTURE TS (R) TES: et, PCR10-8 (F r device and ' partition configu reserved for | figuration. artition respec- ble between any PC2-0) is set to '100" in a top uration. future use and | |
| PC2 PC1 PC0 | I | ING FOR DUA PARTITION0 | L WORK | PC2 P | C1PC0 | PARTITIO | VING FOR DU N2 PARTITION IIING REVENUE IIING IIINO IIING IIING IIINO IIING IIINO IIIINO IIIN IIINO IIIINO IIINO IIINO IIINO IIINO IIINO IIINO IIIINO IIINO IIIINO IIIINO IIIINO IIIINO IIIIN IIIIIN IIIIN IIIIN IIIIN IIIIN IIIIN IIIIN IIIIN IIIIN IIIIN II | AL WORK 11 PARTITION0 | |
| 0 0 1 | E3 | LINOIII PLANEI | PARTITION0 | 1 1 | 0 | PARTITION2 PAR | LANEJ | DITION0 | |
| 0 1 0 | PARTITIO BTYNE3 | LANE2 N1 PART | 0000111 010000000000000000000000000000 | 1 (|) 1 | | PARTITION1 | PARTITION0 | |
| 1 0 0 | PARTITION1 | PARTITIO LANEI LANEI | DI BLANEO | 1 1 | . 1 | | DITION2 PARTITIC | 001 PARTITION0 | |
| | | I | Figure 4. Partiti | on Con | figurat | tion | WWW | v.DataSheet4U.co | |

16

| Electrical Specifications Absolute Maximum Ratings[*] | *WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not |
|---|--|
| Operating Temperature During Read, Erase and Program40°C to +85°C ⁽¹⁾ | "Operating Conditions" may affect device reliability. |
| | NOTES: |
| Storage Temperature | 1. Operating temperature is for extended temperature |
| During under Bias40°C to +85°C | product defined by this specification. 2. All specified voltages are with respect to GND. |
| During non Bias65°C to +125°C | 2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{CC} and WP#/ACC pins. During transitions, |
| Voltage On Any Pin | this level may undershoot to -2.0V for periods <20ns. |
| (except V _{CC} and WP#/ACC)0.5V to V _{CC} +0.5V $^{(2)}$ | Maximum DC voltage on input/output pins is $V_{CC}+0.5V$ which, during transitions, may overshoot to $V_{CC}+2.0V$ for periods <20ns. |
| V_{CC} Supply Voltage0.2V to +3.9V $^{(2)}$ | Maximum DC voltage on WP#/ACC may overshoot to +13.0V for periods <20ns. WP#/ACC erase/program voltage is normally 2.7V- |
| WP#/ACC Supply Voltage0.2V to +12.6V ^(2, 3, 4) | 3.6V. Applying 11.7V-12.3V to WP#/ACC during erase/program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the |
| Output Short Circuit Current 100mA ⁽⁵⁾ | parameter blocks. WP#/ACC may be connected to 11.7V-12.3V for a total of 80 hours maximum.5. Output shorted for no more than one second. No more than one output shorted at a time. |
| | |

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Notes |
|--|-------------------|---------|------|--------------------------|--------|-------|
| Operating Temperature | T _A | -40 | +25 | +85 | °C | |
| V _{CC} Supply Voltage | V _{CC} | 2.7 | 3.0 | 3.6 | V | 1 |
| | V _{IL} | -0.2 | | 0.4 | V | |
| WP#/ACC Voltage when Used as a Logic Control | V _{IH} | 2.4 | | V _{CC} + 0.4 | v | 1 |
| WP#/ACC Supply Voltage | V _{ACCH} | 11.7 | 12 | 12.3 | V | 1, 2 |
| Main Block Erase Cycling: WP#/ACC=V _{IL} or V _{IH} | | 100,000 | | | Cycles | |
| Parameter Block Erase Cycling: WP#/ACC=V _{IL} or V _{IH} | | 100,000 | | | Cycles | |
| Main Block Erase Cycling: WP#/ACC=V _{ACCH} , 80 hrs. | | | | 1,000 | Cycles | |
| Parameter Block Erase Cycling: WP#/ACC=V _{ACCH} , 80 hrs. | | | | 1,000 | Cycles | |
| Maximum WP#/ACC hours at V _{ACCH} | | | | 80 | Hours | |

1.2 Operating Conditions

1. See DC Characteristics tables for voltage range-specific specification.

2. Applying WP#/ACC=11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to WP#/ACC=11.7V-12.3V is not allowed and can cause damage to the device.

www.DataSheet4U.com

18

1.2.1 Capacitance⁽¹⁾ (T_A =+25°C, f=1MHz)

| Parameter | Symbol | Condition | Min. | Тур. | Max. | Unit |
|---------------------------|------------------|------------------------|------|------|------|------|
| Input Capacitance | C _{IN} | V _{IN} =0.0V | | 4 | 7 | pF |
| WP#/ACC Input Capacitance | C _{IN} | V _{IN} =0.0V | | 18 | 22 | pF |
| Output Capacitance | C _{OUT} | V _{OUT} =0.0V | | 6 | 10 | pF |

NOTE:

1. Sampled, not 100% tested.

1.2.2 AC Input/Output Test Conditions




Figure 6. Transient Equivalent Testing Load Circuit

1.2.3 DC Characteristics

www.DataSheet4U.com

| | | | V _{CC} =2 | 2.7V-3.6V | V | | | |
|--|--|--------------------|--------------------|-----------|------|------|------|--|
| Symbol | Paran | neter | Notes | Min. | Тур. | Max. | Unit | Test Conditions |
| I _{LI} | Input Load Current | | 1 | -1.0 | | +1.0 | μΑ | V _{CC} =V _{CC} Max., |
| I _{LO} | Output Leakage Cur | rent | 1 | -1.0 | | +1.0 | μΑ | V _{IN} /V _{OUT} =V _{CC} or GND |
| I _{CCS} | V _{CC} Standby Current | | 1,7 | | 4 | 20 | μΑ | $V_{CC}=V_{CC}Max.,$ $CE\#=RST\#=$ $V_{CC}\pm0.2V,$ $WP\#/ACC=V_{CC} \text{ or }$ GND |
| I _{CCAS} | V _{CC} Automatic Pow | er Savings Current | 1,3 | | 4 | 20 | μΑ | V _{CC} =V _{CC} Max., CE#=GND±0.2V, WP#/ACC=V _{CC} or GND |
| I _{CCD} | V _{CC} Reset Power-De | own Current | 1 | | 4 | 20 | μΑ | RST#=GND±0.2V |
| I _{CCR} | Average V _{CC} Read Current Normal Mode | | 1,6 | | 15 | 25 | mA | V _{CC} =V _{CC} Max., CE#=V _{IL} , |
| CCR | Average V _{CC} Read Current Page Mode | 8 Word Read | 1,6 | | 5 | 10 | mA | OE#=V _{IH} , f=5MHz |
| т | V _{CC} (Page Buffer) P | rogram Current | 1,4,6 | | 20 | 60 | mA | WP#/ACC=V _{IL} or V _{IH} |
| I _{CCW} | V _{CC} (Fage Buller) F | logram Current | 1,4,6 | | 10 | 20 | mA | WP#/ACC=V _{ACCH} |
| I | V _{CC} Block Erase, Fu | ıll Chip | 1,4,6 | | 10 | 30 | mA | WP#/ACC=V _{IL} or V _{IH} |
| I _{CCE} | Erase Current | | 1,4,6 | | 4 | 10 | mA | WP#/ACC=V _{ACCH} |
| I _{CCWS} I _{CCES} | V _{CC} (Page Buffer) P Block Erase Suspend | | 1,2,6 | | 10 | 200 | μΑ | CE#=V _{IH} |
| I _{ACCS} I _{ACCR} | WP#/ACC Standby | or Read Current | 1,5,6 | | 2 | 5 | μΑ | WP#/ACC≤V _{CC} |
| I _{ACCW} | WP#/ACC (Page | Buffer) Program | 1,4,5,6 | | 2 | 5 | μA | WP#/ACC=V _{IL} or V _{IH} |
| ACCW | Current | | 1,4,5,6 | | 10 | 30 | mA | WP#/ACC=V _{ACCH} |
| I _{ACCE} | WP#/ACC Block Er | | 1,4,5,6 | | 2 | 5 | μΑ | WP#/ACC=V _{IL} or V _{IH} |
| -ACCE | Full Chip Erase Curr | rent | 1,4,5,6 | | 5 | 15 | mA | WP#/ACC=V _{ACCH} |
| I _{ACCWS} | WP#/ACC (Page Bu | ffer) Program | 1,5,6 | | 2 | 5 | μΑ | WP#/ACC=V _{IL} or V _{IH} |
| ACCWS | Suspend Current | | 1,5,6 | | 10 | 200 | μA | WP#/ACC=V _{ACCH} |
| I _{ACCES} | WP#/ACC Block | Erase Suspend | 1,5,6 | | 2 | 5 | μΑ | WP#/ACC=V _{IL} or V _{IH} |
| ACCES | Current | | 1,5,6 | | 10 | 200 | μΑ | WP#/ACC=V _{ACCH} |

www.DataSheet4U.com

DC Characteristics (Continued)

 $V_{CC}=2.7V-3.6V$

| | | · cc - | 2.7 7 2.0 | | | | |
|-------------------|--|--------|-------------------------|------|--------------------------|------|---|
| Symbol | Parameter | Notes | Min. | Тур. | Max. | Unit | Test Conditions |
| V _{IL} | Input Low Voltage | 4 | -0.4 | | 0.4 | V | |
| V _{IH} | Input High Voltage | 4 | 2.4 | | V _{CC} + 0.4 | V | |
| V _{OL} | Output Low Voltage | 4,7 | | | 0.2 | V | V _{CC} =V _{CC} Min., I _{OL} =100µA |
| V _{OH} | Output High Voltage | 4 | V _{CC} -0.2 | | | V | V _{CC} =V _{CC} Min., I _{OH} =-100µA |
| V _{ACCH} | WP#/ACC during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations | | 11.7 | 12 | 12.3 | V | |
| V _{LKO} | V _{CC} Lockout Voltage | | 1.5 | | | V | |

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at V_{CC} =3.0V and T_A =+25°C unless V_{CC} is specified.

2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCW} . If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR} .

3. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t_{AVQV}) provide new data when addresses are changed.

4. Sampled, not 100% tested.

5. Applying 12V±0.3V to WP#/ACC provides fast erasing or fast programming mode. In this mode, WP#/ACC is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.

Applying 12V±0.3V to WP#/ACC during erase/program can only be done for a maximum of 1,000 cycles on each block. WP#/ACC may be connected to 12V±0.3V for a total of 80 hours maximum.

6. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.

7. Includes RY/BY#.

1.2.4 AC Characteristics - Read-Only Operations⁽¹⁾

www.DataSheet4U.com

| Symbol | Parameter | Notes | Min. | Max. | Unit |
|---------------------------------------|---|-------|------|------|------|
| t _{AVAV} | Read Cycle Time | | 60 | | ns |
| t _{AVQV} | Address to Output Delay | | | 60 | ns |
| t _{ELQV} | CE# to Output Delay | 3 | | 60 | ns |
| t _{APA} | Page Address Access Time | | | 25 | ns |
| t _{GLQV} | OE# to Output Delay | 3 | | 20 | ns |
| t _{PHQV} | RST# High to Output Delay | | | 150 | ns |
| t _{EHQZ} , t _{GHQZ} | CE# or OE# to Output in High Z, Whichever Occurs First | 2 | | 20 | ns |
| t _{ELQX} | CE# to Output in Low Z | 2 | 0 | | ns |
| t _{GLQX} | OE# to Output in Low Z | 2 | 0 | | ns |
| t _{OH} | Output Hold from First Occurring Address, CE# or OE# change | 2 | 0 | | ns |
| t _{AVEL} , t _{AVGL} | Address Setup to CE#, OE# Going Low for Reading Status Register | 4,6 | 10 | | ns |
| t _{ELAX} , t _{GLAX} | Address Hold from CE#, OE# Going Low for Reading Status Register | 5,6 | 30 | | ns |
| t _{EHEL} , t _{GHGL} | CE#, OE# Pulse Width High for Reading Status Register | 6 | 15 | | ns |

$V_{CC}=2.7V-3.6V, T_{A}=-40^{\circ}C \text{ to }+85^{\circ}C$

NOTES:

1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.


2. Sampled, not 100% tested.

3. OE# may be delayed up to t_{ELQV} — t_{GLQV} after the falling edge of CE# without impact to t_{ELQV} . 4. Address setup time (t_{AVEL} , t_{AVGL}) is defined from the falling edge of CE# or OE# (whichever goes low last). 5. Address hold time (t_{ELAX} , t_{GLAX}) is defined from the falling edge of CE# or OE# (whichever goes low last).


6. Specifications t_{AVEL} , t_{AVGL} , t_{ELAX} , t_{GLAX} and t_{EHEL} , t_{GHGL} for read operations apply to only status register read operations.




LHF32FEZ











Rev. 2.44

1.2.5 AC Characteristics - Write Operations^{(1), (2)}

www.DataSheet4U.com

| Symbol | Parameter | Notes | Min. | Max. | Unit |
|--|---|-------|------|--------------------------|------|
| t _{AVAV} | Write Cycle Time | | 60 | | ns |
| t _{PHWL} (t _{PHEL}) | RST# High Recovery to WE# (CE#) Going Low | 3 | 150 | | ns |
| $t_{ELWL} (t_{WLEL})$ | CE# (WE#) Setup to WE# (CE#) Going Low | | 0 | | ns |
| t _{WLWH} (t _{ELEH}) | WE# (CE#) Pulse Width | 4 | 45 | | ns |
| t _{DVWH} (t _{DVEH}) | Data Setup to WE# (CE#) Going High | 7 | 40 | | ns |
| $t_{AVWH} (t_{AVEH})$ | Address Setup to WE# (CE#) Going High | 7 | 45 | | ns |
| t _{WHEH} (t _{EHWH}) | CE# (WE#) Hold from WE# (CE#) High | | 0 | | ns |
| t _{WHDX} (t _{EHDX}) | Data Hold from WE# (CE#) High | | 0 | | ns |
| t_{WHAX} (t_{EHAX}) | Address Hold from WE# (CE#) High | | 0 | | ns |
| t_{WHWL} (t_{EHEL}) | WE# (CE#) Pulse Width High | 5 | 15 | | ns |
| t (t) | WP#/ACC High Setup to WE# (CE#) WP#/ACC=VIH | 2 | 0 | | |
| t _{SHWH} (t _{SHEH}) | Going High WP#/ACC=V _{ACCH} | - 3 | 200 | | ns |
| $t_{\rm WHGL} (t_{\rm EHGL})$ | Write Recovery before Read | | 30 | | ns |
| t _{QVSL} | WP#/ACC High Hold from Valid SRD, RY/BY# High Z | | 0 | | ns |
| $t_{\rm WHR0} (t_{\rm EHR0})$ | WE# (CE#) High to SR.7 Going "0" | | | t _{AVQV} +50 | ns |
| $t_{WHRL} (t_{EHRL})$ | WE# (CE#) High to RY/BY# Going Low | 3 | | 100 | ns |

$V_{CC}=2.7V-3.6V, T_{A}=-40^{\circ}C \text{ to }+85^{\circ}C$

NOTES:


- 1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.
- 2. A write operation can be initiated and terminated with either CE# or WE#.


3. Sampled, not 100% tested.

- 4. Write pulse width (t_{WP}) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of CE# or WE# (whichever goes high first). Hence, $t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}$.
- 5. Write pulse width high (t_{WPH}) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling edge of CE# or WE# (whichever goes low last). Hence, $t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}$. 6. t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes/OTP command= $t_{AVQV}+100$ ns.
- 7. Refer to Table 6 for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit configuration.









| Parameter | Notes | Min. | Max. | Unit |
|--|--|---|---|---|
| RST# Low to Reset during Read (RST# should be low during power-up.) | 1, 2, 3 | 100 | | ns |
| RST# Low to Reset during Erase or Program | 1, 3, 4 | | 22 | μs |
| V _{CC} 2.7V to RST# High | 1, 3, 5 | 100 | | ns |
| V _{CC} 2.7V to Output Delay | 3 | | 1 | ms |
| | RST# Low to Reset during Read (RST# should be low during power-up.) RST# Low to Reset during Erase or Program V _{CC} 2.7V to RST# High | RST# Low to Reset during Read (RST# should be low during power-up.)1, 2, 3RST# Low to Reset during Erase or Program1, 3, 4V _{CC} 2.7V to RST# High1, 3, 5 | RST# Low to Reset during Read (RST# should be low during power-up.)1, 2, 3100RST# Low to Reset during Erase or Program1, 3, 4V _{CC} 2.7V to RST# High1, 3, 5100 | RST# Low to Reset during Read (RST# should be low during power-up.)1, 2, 3100RST# Low to Reset during Erase or Program1, 3, 422V _{CC} 2.7V to RST# High1, 3, 5100 |

NOTES:

1. A reset time, t_{PHQV}, is required from the later of SR.7 (RY/BY#) going "1" (High Z) or RST# going high until outputs are valid. Refer to AC Characteristics - Read-Only Operations for t_{PHQV}.

2. t_{PLPH} is <100ns the device may still reset but this is not guaranteed.

3. Sampled, not 100% tested.

4. If RST# asserted while a block erase, full chip erase, (page buffer) program or OTP program operation is not executing, the reset will complete within 100ns.

5. When the device power-up, holding RST# low minimum 100ns is required after V_{CC} has been in predefined range and also has been in stable there.

1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance⁽³⁾ ataSheet4U.dom

| [| | .с Т | $\overline{\mathbf{D}}$ | 1 | | * 7 | N/D// | | 7 | |
|--|---|---------|-------------------------|---|---------------------|---------------------|---|---------------------|---------------------|------|
| Symbol | Parameter | Notes | Command is | WP#/ACC=V _{IL} or V _{IH} (In System) | | | WP#/ACC=V _{ACCH} (In Manufacturing) | | | Unit |
| , | | | Used or not Used | Min. | Тур. ⁽¹⁾ | Max. ⁽²⁾ | Min. | Тур. ⁽¹⁾ | Max. ⁽²⁾ | |
| t _{WPB} | 4K-Word Parameter Block | 2 | Not Used | | 0.05 | 0.3 | | 0.04 | 0.12 | S |
| Program Time | 2 | Used | | 0.03 | 0.12 | | 0.02 | 0.06 | S | |
| t _{WMB} | 32K-Word Main Block | 2 | Not Used | | 0.38 | 2.4 | | 0.31 | 1.0 | S |
| •WMB | Program Time | 2 | Used | | 0.24 | 1.0 | | 0.17 | 0.5 | S |
| t _{WHQV1} / | Word Program Time | 2 | Not Used | | 11 | 200 | | 9 | 185 | μs |
| t _{EHQV1} | word i rogram rine | 2 | Used | | 7 | 100 | | 5 | 90 | μs |
| t _{WHOV1} / t _{EHOV1} | OTP Program Time | 2 | Not Used | | 36 | 400 | | 27 | 185 | μs |
| t _{WHQV2} / t _{EHQV2} | 4K-Word Parameter Block Erase Time | 2 | - | | 0.3 | 4 | | 0.2 | 4 | S |
| t _{WHQV3} / t _{EHQV3} | 32K-Word Main Block Erase Time | 2 | - | | 0.6 | 5 | | 0.5 | 5 | s |
| | Full Chip Erase Time | 2 | | | 40 | 350 | | 33 | 350 | s |
| t _{WHRH1} / t _{EHRH1} | (Page Buffer) Program Suspend Latency Time to Read | 4 | - | | 5 | 10 | | 5 | 10 | μs |
| t _{WHRH2} / t _{EHRH2} | Block Erase Suspend Latency Time to Read | 4 | - | | 5 | 20 | | 5 | 20 | μs |
| t _{ERES} | Latency Time from Block Erase Resume Command to Block Erase Suspend Command | 5 | - | 500 | | | 500 | | | μs |

 V_{CC} =2.7V-3.6V, T_{A} =-40°C to +85°C

NOTES:

1. Typical values measured at V_{CC} =3.0V, WP#/ACC=3.0V or 12V, and T_A =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.

2. Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1" or RY/BY# going High Z.

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished.



2 Related Document Information⁽¹⁾

www.DataSheet4U.com

29

| Document No. | Document Name |
|--------------|----------------------------|
| FUM00701 | LH28F320BF series Appendix |

NOTE:

1. International customers should contact their local SHARP or distribution sales offices.

SHARF

3

| <u> </u> | | |
|----------|---|---|
| я | í |) |
| \cdot | ٢ | , |

LHF32FEZ Package and packing specification www.DataSheet4U.com [Applicability] This specification applies to IC package of the LEAD-FREE delivered as a standard specification. 1. Storage Conditions. 1-1. Storage conditions required before opening the dry packing. • Normal temperature : 5∼40°C • Normal humidity : 80% (Relative humidity) max. *"Humidity" means "Relative humidity" 1-2. Storage conditions required after opening the dry packing. In order to prevent moisture absorption after opening, ensure the following storage conditions apply: (1) Storage conditions for one-time soldering. (Convection reflow^{*1}, IR/Convection reflow.^{*1}, or Manual soldering.) • Temperature : 5~25℃ • Humidity : 60% max. • Period : 96 hours max. after opening. (2) Storage conditions for two-time soldering. (Convection reflow^{*1}, IR/Convection reflow.^{*1}) a. Storage conditions following opening and prior to performing the 1st reflow. • Temperature : $5 \sim 25^{\circ}$ C • Humidity : 60% max. · Period : 96 hours max. after opening. b. Storage conditions following completion of the 1st reflow and prior to performing the 2nd reflow. • Temperature : $5 \sim 25^{\circ}$ C • Humidity : 60% max. • Period : 96 hours max. after completion of the 1st reflow. ^{*1}:Air or nitrogen environment. 1-3. Temporary storage after opening. To re-store the devices before soldering, do so only once and use a dry box or place desiccant (with a blue humidity indicator) with the devices and perform dry packing again using heat-sealing. The storage period, temperature and humidity must be as follows : (1) Storage temperature and humidity. **※**1 : External atmosphere temperature and humidity of the dry packing. First opening - $-X1 \longrightarrow \text{Re-sealing} \xrightarrow{} Y \longrightarrow \text{Re-opening} \xrightarrow{} X2 \longrightarrow \text{Mounting}$ %1 Temperature : 5~40℃ 5~25℃ **※**1 5~40℃ $5\sim 25^{\circ}$ C Humidity : 80% max. 60% max. 60% max. 80% max.

(2) Storage period.

• X1 + X2: Refer to Section 1-2(1) and (2)a, depending on the mounting method.

٠Y : Two weeks max.

www.DataSheet4U.com

- 2. Baking Condition.
 - (1) Situations requiring baking before mounting.
 - Storage conditions exceed the limits specified in Section 1-2 or 1-3.
 - · Humidity indicator in the desiccant was already red (pink) when opened.
 - (Also for re-opening.)
 - (2) Recommended baking conditions.
 - Baking temperature and period :

120°C for 16 \sim 24 hours.


• The above baking conditions apply since the trays are heat-resistant.

- (3) Storage after baking.
 - After baking, store the devices in the environment specified in Section 1-2 and mount immediately.
- 3. Surface mount conditions.

The following soldering condition are recommended to ensure device quality.

- 3-1.Soldering.
- (1) Convection reflow or IR/Convection. (one-time soldering or two-time soldering in air or nitrogen environment)
 - Temperature and period :
 - A) Peak temperature.
 - B) Heating temperature.
 - C) Preheat temperature.
 - D) Temperature increase rate.
 - Measuring point : IC package surface.
 - Temperature profile:

250℃ max. 40 to 60 seconds as 220℃ It is 150 to 200℃, and is 120±30 seconds It is 1 to 3℃/seconds



www.DataSheet4U.com

- (2) Manual soldering (soldering iron) (one-time soldering only) Soldering iron should only touch the IC's outer leads.
 - Temperature and period :
 - 350°C max. for 3 seconds / pin max.
 - (Soldering iron should only touch the IC's outer leads.)
 - Measuring point : Soldering iron tip.

4. Condition for removal of residual flux.

- (1) Ultrasonic washing power : 25 watts / liter max.
- (2) Washing time : Total 1 minute max.
- (3) Solvent temperature : $15 \sim 40^{\circ}$ C

5. Package outline specification.

Refer to the attached drawing.

(Plastic body dimensions do not include burr of resin.)

The contents of LEAD-FREE TYPE application of the specifications. (*2)

6. Markings.

6-1. Marking details. (The information on the package should be given as follows.)

- (1) Product name : LH28F320BFHE-PBTLEZ (2) Company name : SHARP (3) Date code : (Example) YYWW XXX YY Denotes the production year. (Last two digits of the year.) \rightarrow WW Denotes the production week. $(01 \cdot 02 \cdot \sim \cdot 52 \cdot 53)$ ----> XXX \rightarrow Denotes the production ref. code ($1 \sim 3$ digits). (4) "JAPAN" indicates the country of origin.
- (+) JATAN Indicates the country of

6-2. Marking layout.


The layout is shown in the attached drawing.

(However, this layout does not specify the size of the marking character and marking position.)

| LEAD FINISH or BALL TYPE | LEAD-FREE TYPE (Sn-Bi) |
|---|-----------------------------------|
| DATE CODE | They are those with an underline. |
| The word of "LEAD FREE" is printed on the packing label | Printed |

*2 The contents of LEAD-FREE TYPE application of the specifications.

LHF32FEZ



20040831

www.DataSheet4U.com

7.Packing Specifications (Dry packing for surface mount packages.) 7-1.Packing materials.

| Material name | Material specifications | Purpose | |
|------------------------|--|--|--|
| Inner carton | Cardboard (960 devices / inner carton max.) | Packing the devices. (10 trays / inner carton) | |
| Tray | Conductive plastic (96 devices / tray) | Securing the devices. | |
| Upper cover tray | Conductive plastic (1 tray / inner carton) | Securing the devices. | |
| Laminated aluminum bag | Aluminum polyethylene | Keeping the devices dry. | |
| Desiccant | Silica gel | Keeping the devices dry. | |
| Label | Paper | Indicates part number, quantity, and packed date. | |
| PP band | Polypropylene (3 pcs. / inner carton) | Securing the devices. | |
| Outer carton | Cardboard (3840 devices / outer carton max.) | Outer packing. | |

(Devices must be placed on the tray in the same direction.)

7-2.Outline dimension of tray.


Refer to the attached drawing.


7-3.Outline dimension of carton. Refer to the attached drawing.

8. Precautions for use.


- (1) Opening must be done on an anti-ESD treated workbench. All workers must also have undergone anti-ESD treatment.
- (2) The trays have undergone either conductive or anti-ESD treatment. If another tray is used, make sure it has also undergone conductive or anti-ESD treatment.
- (3) The devices should be mounted within one year of the date of delivery.












SHARP



20040831

38

www.DataSheet4U.con

LH28F320BFXX-XXXXX Flash MEMORY ERRATA

1. AC Characteristics

PROBLEM

The table below summarizes the AC characteristics.

AC Characteristics - Write Operations

| Page | Symbol | Parameter | | Min. | Max. | Unit |
|------|-----------------------|----------------------------|-------------------------|------|------|------|
| 25 | t _{AVAV} | Write Cycle Time | | 75 | | ns |
| 25 | $t_{WLWH}(t_{ELEH})$ | WE# (CE#) Pulse Width | t _{AVAV} =75ns | 50 | | ns |
| 25 | $t_{WHWL} (t_{EHEL})$ | WE# (CE#) Pulse Width High | | 25 | | ns |

V_{CC}=2.7V-3.6V

WORKAROUND

System designers should consider these specifications.

STATUS


This is intended to be fixed in future devices.

www.DataSheet4U.com

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

SHARP

www.DataSheet4U.com

ii

A-1.1.1 Rise and Fall Time

| Symbol | Parameter | Notes | Min. | Max. | Unit |
|-----------------|---------------------------|-------|------|-------|------|
| t _{VR} | V _{CC} Rise Time | 1 | 0.5 | 30000 | μs/V |
| t _R | Input Signal Rise Time | | | 1 | μs/V |
| t _F | Input Signal Fall Time | 1, 2 | | 1 | μs/V |

NOTES:

1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.


HARP

www.DataSheet4U.co

iii

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).



See the "DC CHARACTERISTICS" described in specifications for V_{IH} (Min.) and V_{IL} (Max.).

A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

| Document No. | Document Name | |
|--------------|---|--|
| AP-001-SD-E | Flash Memory Family Software Drivers | |
| AP-006-PT-E | Data Protection Method of SHARP Flash Memory | |
| AP-007-SW-E | RP#, V _{PP} Electric Potential Switching Circuit | |

NOTE:

1. International customers should contact their local SHARP or distribution sales office.

www.DataSheet4U.com

iv

SHARP

A-3 STATUS REGISTER READ OPERATIONS

If AC timing for reading the status register described in specifications is not satisfied, a system processor can check the status register bit SR.15 instead of SR.7 to determine when the erase or program operation has been completed.

| | NOTES: |
|---|---|
| SR.15 = WRITE STATE MACHINE STATUS: (DQ_{15}) 1 = Ready in All Partitions 0 = Busy in Any Partition | SR.15 indicates the status of WSM (Write State Machine). If SR.15="0", erase or program operation is in progress in any partition. |
| SR.7 = WRITE STATE MACHINE STATUS FOR EACH PARTITION: (DQ₇) 1 = Ready in the Addressed Partition 0 = Busy in the Addressed Partition | SR.7 indicates the status of the partition. If SR.7="0", erase or program operation is in progress in the addressed partition. Even if the SR.7 is "1", the WSM may be occupied by the other partition. |




Table A-3-1. Status Register Definition (SR.15 and SR.7)

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

SHARP®

NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437 www.sharpsma.com

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 Head Office:

No. 360, Bashen Road,

Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk **Shenzhen Representative Office:** Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731 Fax: (86) 755-3273735

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819