# SHARP

	Date Dec	20. 2002
PRELIMINARY DA	TASHEET	
	DATASHEET	
	32M (x16) Flash Memory	
MODEL NO :	LH28F320BFHE-PTTL60	=
• This device datasheet is su	ubject to change without notice.	
$\bigcirc$ Copyright Sharp Co., Ltd. All	l rights reserved. No reproduction or republication without written permission.	
$\bigcirc$ Contact your local Sharp s	sales office to obtain the latest datasheet.	

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - Instrumentation and measuring equipment
    - Machine tools
    - Audiovisual equipment
    - Home appliance
    - Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - Mainframe computers
    - Traffic control systems
    - Gas leak detectors and automatic cutoff devices
    - Rescue and security equipment
    - Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - Aerospace equipment
    - Communications equipment for trunk lines
    - Control equipment for the nuclear power industry
    - Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

### CONTENTS


#### PAGE

48-Lead TSOP Pinout 3
Pin Descriptions 4
Simultaneous Operation Modes Allowed with Four Planes 5
Memory Map 6
Identifier Codes and OTP Address for Read Operation 7
Identifier Codes and OTP Address for Read Operation on Partition Configuration 7
OTP Block Address Map for OTP Program 8
Bus Operation
Command Definitions 10
Functions of Block Lock and Block Lock-Down 12
Block Locking State Transitions upon Command Write
Block Locking State Transitions upon WP#/ACC Transition
Status Register Definition 14

Extended Status Register Definition
Partition Configuration Register Definition
10 Tartition Configuration Register Definition
Partition Configuration 16
1 Electrical Specifications 17
1.1 Absolute Maximum Ratings 17
1.2 Operating Conditions 17
1.2.1 Capacitance 18
1.2.2 AC Input/Output Test Conditions 18
1.2.3 DC Characteristics 19
1.2.4 AC Characteristics - Read-Only Operations
1.2.5 AC Characteristics - Write Operations
1.2.6 Reset Operations 27
1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance
2 Related Document Information 29

1

PAGE



- Operating Temperature -40°C to +85°C
- CMOS Process (P-type silicon substrate)
- ETOX<sup>TM\*</sup> Flash Technology
- Not designed or rated as radiation hardened

The product, which is 4-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at  $V_{CC}=2.7V-3.6V$ . Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states. Furthermore, its newly configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as a unique number.

\* ETOX is a trademark of Intel Corporation.

2

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1 0 2 3 4 5 6 7 8 9 10 48-LEAD TSOP 11 STANDARD PINOUT 12 12mm x 20mm 13 TOP VIEW 15 16 17 18 19 20 21 22 23 24	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Figure 1. 48-Lead TSOP (Normal Bend) Pinout

		Table 1. Pin Descriptions
Symbol	Туре	Name and Function
A <sub>0</sub> -A <sub>20</sub>	INPUT	ADDRESS INPUTS: Inputs for addresses. 32M: A <sub>0</sub> -A <sub>20</sub>
DQ <sub>0</sub> -DQ <sub>15</sub>	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code and partition configuration register code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high ( $V_{IH}$ ) deselects the device and reduces power consumption to standby levels.
RST#	INPUT	RESET: When low ( $V_{IL}$ ), RST# resets internal automation and inhibits write operations which provides data protection. RST#-high ( $V_{IH}$ ) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).
WP#/ACC	INPUT/ SUPPLY	WRITE PROTECT: When WP#/ACC is $V_{IL}$ , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When WP#/ACC is $V_{IH}$ , lock-down is disabled. Applying 12V±0.3V to WP#/ACC provides fast erasing or fast programming mode. In this mode, WP#/ACC is power supply pin. Applying 12V±0.3V to WP#/ACC during erase/program can only be done for a maximum of 1,000 cycles on each block. WP#/ ACC may be connected to 12V±0.3V for a total of 80 hours maximum. Use of this pin at 12V beyond these limits may reduce block cycling capability or cause permanent damage.
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY#: Indicates the status of the internal WSM (Write State Machine). When low, WSM is performing an internal operation (block erase, full chip erase, (page buffer) program or OTP program). RY/BY#-High Z indicates that the WSM is ready for new commands, block erase is suspended and (page buffer) program is inactive, (page buffer) program is suspended, or the device is in reset mode.
V <sub>CC</sub>	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$ , all write attempts to the flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see DC Characteristics) produce spurious results and should not be attempted.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.

4

			THEN 1	THE MO	DES ALL	OWED IN	THE OTI	HER PAI	RTITION I	S:	
IF ONE PARTITION IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Full Chip Erase	Program Suspend	Erase
Read Array	Х	Х	Х	Х	Х	Х		Х		Х	Х
Read ID/OTP	Х	Х	Х	Х	Х	Х		Х		Х	Х
Read Status	Х	Х	Х	Х	Х	Х	Х	Х	X	Х	Х
Read Query	Х	Х	Х	Х	Х	Х		Х		Х	Х
Word Program	Х	Х	Х	Х							Х
Page Buffer Program	Х	X	Х	Х							Х
OTP Program			Х								
Block Erase	Х	Х	Х	Х							
Full Chip Erase			Х								
Program Suspend	Х	Х	Х	Х							Х
Block Erase Suspend	Х	X	Х	Х	Х	Х				Х	

Table 2. Simultaneous Operation Modes Allowed with Four  $Planes^{(1, 2)}$ 

"X" denotes the operation available.
 Configurative Partition Dual Work Restrictions:

Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.

	-		ADDRESS RAN
	70	4K-WORD	1FF000H - 1FFFFF
	69	4K-WORD	1FE000H - 1FEFFF
	68	4K-WORD	1FD000H - 1FDFFF
	67	4K-WORD	1FC000H - 1FCFFF
	66	4K-WORD	1FB000H - 1FBFFF
	65	4K-WORD	1FA000H - 1FAFFF
<b>(</b> )	64	4K-WORD	1F9000H - 1F9FFFI
NE	63	4K-WORD	1F8000H - 1F8FFFI
PLA	62	32K-WORD	1F0000H - 1F7FFF
ER	61	32K-WORD	1E8000H - 1EFFFF
ETI	60	32K-WORD	1E0000H - 1E7FFF
AM	59	32K-WORD	1D8000H - 1DFFFF
AR	58	32K-WORD	1D0000H - 1D7FFF
PLANE3 (PARAMETER PLANE)	57	32K-WORD	1C8000H - 1CFFFF
E	56	32K-WORD	1C0000H - 1C7FFF
LA	55	32K-WORD	1B8000H - 1BFFFF
ц	54	32K-WORD	1B0000H - 1B7FFF
	53	32K-WORD	1A8000H - 1AFFFF
	52	32K-WORD	1A0000H - 1A7FFF
	51	32K-WORD	198000H - 19FFFF
	50	32K-WORD	190000H - 197FFF
	49	32K-WORD	188000H - 18FFFFI
	48	32K-WORD	180000H - 187FFF
	[		1
	47	32K-WORD	178000H - 17FFFF
	46	32K-WORD	170000H - 177FFF
	45	32K-WORD	168000H - 16FFFF
0	44	32K-WORD	160000H - 167FFF
NE	43	32K-WORD	158000H - 15FFFFI
PLA	42	32K-WORD	] 150000H - 157FFF
M	41	32K-WORD	148000H - 14FFFF
OR	40	32K-WORD	140000H - 147FFF
İN	39	32K-WORD	138000H - 13FFFFI
5 G	38	32K-WORD	130000H - 137FFF
NE.	37	32K-WORD	128000H - 12FFFF
PLANE2 (UNIFORM PLANE)	36	32K-WORD	120000H - 127FFF
Р	35	32K-WORD	118000H - 11FFFFI
	34	32K-WORD	110000H - 117FFF
	22	32K-WORD	108000H - 10FFFF
	33	J2K-WORD	10000011-1011111

	BLC	OCK NUMBER	ADDRESS RANGE
	31	32K-WORD	0F8000H - 0FFFFFH
	30	32K-WORD	0F0000H - 0F7FFFH
	29	32K-WORD	0E8000H - 0EFFFFH
	28	32K-WORD	0E0000H - 0E7FFFH
NE	27	32K-WORD	0D8000H - 0DFFFFH
LA	26	32K-WORD	0D0000H - 0D7FFFH
PLANE1 (UNIFORM PLANE)	25	32K-WORD	0C8000H - 0CFFFFH
OR	24	32K-WORD	0C0000H - 0C7FFFH
NI	23	32K-WORD	0B8000H - 0BFFFFH
19	22	32K-WORD	0B0000H - 0B7FFFH
NE	21	32K-WORD	0A8000H - 0AFFFFH
LA	20	32K-WORD	0A0000H - 0A7FFFH
	19	32K-WORD	098000H - 09FFFFH
	18	32K-WORD	090000H - 097FFFH
	17	32K-WORD	088000H - 08FFFFH
	16	32K-WORD	080000H - 087FFFH
			-
	15	32K-WORD	078000H - 07FFFFH
	14	32K-WORD	070000H - 077FFFH
	13	32K-WORD	068000H - 06FFFFH
	12	32K-WORD	060000H - 067FFFH
LANE0 (UNIFORM PLANE	11	32K-WORD	058000H - 05FFFFH
PLA	10	32K-WORD	050000H - 057FFFH
X	9	32K-WORD	048000H - 04FFFFH
OR	8	32K-WORD	040000H - 047FFFH
IN	7	32K-WORD	038000H - 03FFFFH
0 (C	6	32K-WORD	030000H - 037FFFH
NE	5	32K-WORD	028000H - 02FFFFH
LA	4	32K-WORD	020000H - 027FFFH
	3	32K-WORD	018000H - 01FFFFH
	2	32K-WORD	010000H - 017FFFH
	1	32K-WORD	008000H - 00FFFFH

Figure 2. Memory Map (Top Parameter)

0 32K-WORD

000000H - 007FFFH

Table 3.	Identifier	Codes and	OTP	Address	for Read	Operation
----------	------------	-----------	-----	---------	----------	-----------

	Code	Address [A <sub>15</sub> -A <sub>0</sub> ]	Data [DQ <sub>15</sub> -DQ <sub>0</sub> ]	Notes
Manufacturer Code	Manufacturer Code	0000H	00B0H	1
Device Code	Top Parameter Device Code	0001H	00B4H	1, 2
Block Lock Configuration	Block is Unlocked		$DQ_0 = 0$	3
Code	Block is Locked	Block	$DQ_0 = 1$	3
	Block is not Locked-Down	Address + 2	$DQ_1 = 0$	3
	Block is Locked-Down		$DQ_1 = 1$	3
Device Configuration Code	Partition Configuration Register	0006H	PCRC	1, 4
OTP	OTP Lock	0080H	OTP-LK	1, 5
	OTP	0081-0088H	OTP	1, 6

1. The address A<sub>20</sub>-A<sub>16</sub> are shown in below table for reading the manufacturer code, device code, device configuration code and OTP data.

2. Top parameter device has its parameter blocks in the plane3 (The highest address).

- Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes/OTP command (90H) has been written. DQ<sub>15</sub>-DQ<sub>2</sub> are reserved for future implementation.
- 4. PCRC=Partition Configuration Register Code.
- 5. OTP-LK=OTP Block Lock configuration.

6. OTP=OTP Block data.

Partition C	Configuration I	Register <sup>(2)</sup>	Address (32M-bit device)
PCR.10	PCR.9	PCR.8	[A <sub>20</sub> -A <sub>16</sub> ]
0	0	0	00H
0	0	1	00H or 08H
0	1	0	00H or 10H
1	0	0	00H or 18H
0	1	1	00H or 08H or 10H
1	1	0	00H or 10H or 18H
1	0	1	00H or 08H or 18H
1	1	1	00H or 08H or 10H or 18H

Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration<sup>(1)</sup> (32M-bit device)

NOTES:

1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).

2. Refer to Table 12 for the partition configuration register.

000088H	
	Customer Programmable Area
000085H	
000084H	
	Factory Programmed Area
000081H	
000080H	Reserved for Future Implementation (DQ15-DQ2)

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

Mode	Notes	RST#	CE#	OE#	WE#	Address	DQ <sub>0-15</sub>	RY/BY# (8)			
Read Array	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	D <sub>OUT</sub>	Х			
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	High Z	Х			
Standby		V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	High Z	Х			
Reset	3	V <sub>IL</sub>	Х	Х	Х	Х	High Z	High Z			
Read Identifier Codes/OTP	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 3 and Table 4	See Table 3 and Table 4	Х			
Read Query	6,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Appendix	See Appendix	Х			
Write	4,5,6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	D <sub>IN</sub>	Х			

Table 5. Bus Operation $^{(1,2)}$ 

1. See DC Characteristics for  $V_{IL}$  or  $V_{IH}$  voltages.

- X can be V<sub>IL</sub> or V<sub>IH</sub>.
   RST# at GND±0.2V ensures the lowest power consumption.
- 4. Command writes involving block erase, full chip erase, (page buffer) program or OTP program are reliably executed when V<sub>CC</sub>=2.7V-3.6V.
  Refer to Table 6 for valid D<sub>IN</sub> during a write operation.
  Never hold OE# low and WE# low at the same timing.

- 7. Refer to Appendix of LH28F320BF series for more information about query code.
- 8. RY/BY# is V<sub>OL</sub> when the WSM (Write State Machine) is executing internal block erase, full chip erase, (page buffer) program or OTP program algorithms. It is High Z during when the WSM is not busy, in block erase suspend mode (with program and page buffer program inactive), (page buffer) program suspend mode, or reset mode.

	Т	able 6. C	Command	Definitions <sup>(1</sup>	1)			
	Bus		I	First Bus Cyc	ele	Second Bus Cycle		
Command	Cycles Req'd	Notes	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>
Read Array	1		Write	PA	FFH			
Read Identifier Codes/OTP	≥2	4	Write	PA	90H	Read	IA or OA	ID or OD
Read Query	≥2	4	Write	PA	98H	Read	QA	QD
Read Status Register	2		Write	PA	70H	Read	PA	SRD
Clear Status Register	1		Write	PA	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Full Chip Erase	2	5,9	Write	Х	30H	Write	Х	D0H
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD
Page Buffer Program	≥4	5,7	Write	WA	E8H	Write	WA	N-1
Block Erase and (Page Buffer) Program Suspend	1	8,9	Write	PA	B0H			
Block Erase and (Page Buffer) Program Resume	1	8,9	Write	PA	D0H			
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH
OTP Program	2	9	Write	OA	С0Н	Write	OA	OD
Set Partition Configuration Register	2		Write	PCRC	60H	Write	PCRC	04H

. . . . . (11)

1. Bus operations are defined in Table 5.

2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.

X=Any valid address within the device.

PA=Address within the selected partition.

IA=Identifier codes address (See Table 3 and Table 4).

QA=Query codes address. Refer to Appendix of LH28F320BF series for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. OA=Address of OTP block to be read or programmed (See Figure 3).

PCRC=Partition configuration register code presented on the address A<sub>0</sub>-A<sub>15</sub>.

3. ID=Data read from identifier codes. (See Table 3 and Table 4).

QD=Data read from query database. Refer to Appendix of LH28F320BF series for details.

SRD=Data read from status register. See Table 10 and Table 11 for a description of the status register bits.

WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

N-1=N is the number of the words to be loaded into a page buffer.

- 4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is VIH.

- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to Appendix of LH28F320BF series for details.
- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP#/ACC is V<sub>IL</sub>. When WP#/ACC is V<sub>IH</sub>, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
- 11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

		Curre	ent State		
State	WP#/ACC	$DQ_1^{(1)}$	$DQ_0^{(1)}$	State Name	Erase/Program Allowed <sup>(2)</sup>
[000]	0	0	0	Unlocked	Yes
[001] <sup>(3)</sup>	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] <sup>(3)</sup>	1	0	1	Locked	No
[110] <sup>(4)</sup>	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Table 7. Functions of Block Lock<sup>(5)</sup> and Block Lock-Down

1.  $DQ_0=1$ : a block is locked;  $DQ_0=0$ : a block is unlocked.

 $DQ_1=1$ : a block is locked-down;  $DQ_1=0$ : a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#/ACC=0) or [101] (WP#/ACC=1), regardless of the states before power-off or reset operation.

4. When WP#/ACC is driven to  $V_{IL}$  in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

	Current S	State		Result after L	Result after Lock Command Written (Next State)				
State	WP#/ACC	DQ <sub>1</sub>	DQ <sub>0</sub>	Set Lock <sup>(1)</sup>	Clear Lock <sup>(1)</sup>	Set Lock-down <sup>(1)</sup>			
[000]	0	0	0	[001]	No Change	[011] <sup>(2)</sup>			
[001]	0	0	1	No Change <sup>(3)</sup>	[000]	[011]			
[011]	0	1	1	No Change	No Change	No Change			
[100]	1	0	0	[101]	No Change	[111] <sup>(2)</sup>			
[101]	1	0	1	No Change	[100]	[111]			
[110]	1	1	0	[111]	No Change	[111] <sup>(2)</sup>			
[111]	1	1	1	No Change	[110]	No Change			

	Table 8.	Block Locking	State	Transitions u	upon	Command	Write <sup>(4)</sup>
--	----------	---------------	-------	---------------	------	---------	----------------------

#### NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block ( $DQ_0=0$ ), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP#/ACC is not changed and fixed  $V_{IL}$  or  $V_{IH}$ .

Previous State		Current Sta	te		Result after WP#/ACC Transition (Next State)		
	State	WP#/ACC	DQ <sub>1</sub>	DQ <sub>0</sub>	WP#/ACC= $0 \rightarrow 1^{(1)}$	WP#/ACC= $1 \rightarrow 0^{(1)}$	
-	[000]	0	0	0	[100]	-	
-	[001]	0	0	1	[101]	-	
[110] <sup>(2)</sup>	[011]	0	1	1	[110]	-	
Other than $[110]^{(2)}$					[111]	-	
-	[100]	1	0	0	-	[000]	
-	[101]	1	0	1	-	[001]	
-	[110]	1	1	0	-	[011] <sup>(3)</sup>	
-	[111]	1	1	1	-	[011]	

Table 9. Block Locking State Transitions upon WP#/ACC Transition<sup>(4)</sup>

"WP#/ACC=0→1" means that WP#/ACC is driven to V<sub>IH</sub> and "WP#/ACC=1→0" means that WP#/ACC is driven to V<sub>IL</sub>.
 State transition from the current state [011] to the next state depends on the previous state.
 When WP#/ACC is driven to V<sub>IL</sub> in [110] state, the state changes to [011] and the blocks are entered.

automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

R	R	R	R	R	R	R	R			
15	14	13	12	11	10	9	8			
WSMS	BESS	BEFCES	PBPOPS	WPACCS	PBPSS	DPS	R			
7	6	5	4	3	2	1	0			
ENHANCI	= RESERVED I EMENTS (R) E STATE MACI		(WSMS)	Status Register	NOT		ition not WS			
1 = Ready 0 = Busy SR.6 = BLOO	CK ERASE SUS	PEND STATUS	S (BESS)	(Write State Ma be occupied by 3 or 4 partitions	chine). Even if the other partit	the SR.7 is "1" ion when the de	, the WSM ma			
1 = Block 0 = Block	Erase Suspende Erase in Progres	ed ss/Completed		Check SR.7 or erase, (page bu SR.6 - SR.1 are	ffer) program	or OTP progra				
STAT 1 = Error	CK ERASE ANI TUS (BEFCES) in Block Erase o ssful Block Eras	or Full Chip Era	se	If both SR.5 an erase, (page bu block lock-dow attempt, an imp	uffer) program, vn bit, set pa	, set/clear bloc artition configu	k lock bit, s aration regist			
OTP 1 = Error	E BUFFER) PRO PROGRAM ST in (Page Buffer) ssful (Page Buff	ATUS (PBPOP Program or OT	P Program	SR.3 does not p level. The WS level only after Program or OT	M interrogates Block Erase, I	and indicates Full Chip Erase	the WP#/AC e, (Page Buffe			
$1 = V_{CC}^{+}$	ACC STATUS ( 0.4V < WP#/AC	· · · · ·	ect,	guaranteed to report accurate feedback when WP# $ACC \neq V_{ACCH}$ .						
0 = WP#/.				SR.1 does not p bit. The WSM i Erase, Full Ch	nterrogates the	block lock bit o	only after Bloo			
STA 1 = (Page	E BUFFER) PR( TUS (PBPSS) Buffer) Program Buffer) Program	n Suspended		Erase, Full Chip Erase, (Page Buffer) Program or O Program command sequences. It informs the syste depending on the attempted operation, if the block lock bit set. Reading the block lock configuration codes after writi the Read Identifier Codes/OTP command indicates blo lock bit status.						
1 = Erase	CE PROTECT S or Program Atte ed Block, Operat ked	empted on a		SR.15 - SR.8 and SR.0 are reserved for future use and sibe masked out when polling the status register.						

		Table 1	1. Extended Sta	atus Register De	efinition				
R	R	R	R	R	R	R	R		
15	14	13	12	11	10 9 8				
SMS	R	R	R	R	R	R R			
7	6	5	4	3	2	1	0		
XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R) XSR.7 = STATE MACHINE STATUS (SMS) 1 = Page Buffer Program available 0 = Page Buffer Program not available				NOTES: After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.					
XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)							future use and extended status		

	Table 12. Partition Configuration Register Definition											
R	R	R	R	]	R	PC2	PC1	PC0				
15	14	13	12	1	1	10	9	8				
R	R	R	R	]	R	R	R	R				
7	6	5	4		3	2	1	0				
PCR.15-11 = R $PCR.10-8 = PA$ $000 = No$ $001 = Plan$ $(defau)$ $010 = Plan$ $(defau)$ $011 = Plan$ $(defau)$ $011 = Plan$ $three$ $operatt$ $110 = Plan$ $three$ $operatt$ $101 = Plan$ $three$ $operatt$ $101 = Plan$ $three$	RESERVED FOR ENHANCEME ARTITION COM- partitioning. Du ne1-3 are merge lt in a bottom pa- ne 0-1 and Plance on respectively. ne 0-2 are merge partitions in the ion is available ne 0-1 are merge partitions in the ion is available ne 1-2 are merge partitions in the ion is available ne 1-2 are merge partitions in the ion is available PARTITION PARTITION	R FUTURE ENTS (R) IFIGURATION al Work is not a d into one parti- arameter device e2-3 are merged ed into one parti- neter device) ed into one part is configuration between any tw ed into one part his configuration between any tw	(PC2-0) allowed. tion. ) l into one ition. There are on. Dual work o partitions. ition. There are on. Dual work o partitions. ition. There are on. Dual work o partitions.	11 PCR.7 After p "001" paramo See Fig PCR.1 should	1 = Th Each tivel two -0 = R bower- in a eter de gure 4 5-11 a be tratior 1	ere are four partit n plane correspon y. Dual work oper partitions. ESERVED FOR I ENHANCEMEN NOT oup or device resub- bottom parameter vice. for the detail on p and PCR.7-0 are masked out w n register. PARTITION PARTITION PARTITION	ions in this con nds to each paration is availab FUTURE TS (R) TES: et, PCR10-8 (P r device and ' partition configu- neserved for hen checking	figuration. artition respec- ble between any (C2-0) is set to (100" in a top uration. future use and the partition AL WORK 11 PARTITIONO				
0 1 0 P 1 0 0	PARTITION1	DITANE2 IN PART IN PART IN PART IN PART IN PART IN PARTITIO	070171 670170 670170000000000	1 0		PARTITION3 PART	LINE2	PLANEO				
	LI-		۲ <u>ا</u> igure 4. Partiti	on Cont	igurat		LLA PLA	LLA				
								Rev 244				

Rev. 2.44

<ol> <li>Electrical Specifications</li> <li>Absolute Maximum Ratings<sup>*</sup></li> <li>Operating Temperature During Read, Erase and Program40°C to +85°C <sup>(1)</sup></li> <li>Storage Temperature During under Bias40°C to +85°C During non Bias65°C to +125°C</li> <li>Voltage On Any Pin (except V<sub>CC</sub> and WP#/ACC)0.5V to V<sub>CC</sub>+0.5V <sup>(2)</sup></li> <li>V<sub>CC</sub> Supply Voltage0.2V to +3.9V <sup>(2)</sup></li> <li>WP#/ACC Supply Voltage0.2V to +12.6V <sup>(2, 3, 4)</sup></li> </ol>	*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device					
During Read, Erase and Program40°C to +85°C $^{(1)}$	reliability. NOTES:					
During under Bias40°C to +85°C	<ol> <li>Operating temperature is for extended temperature product defined by this specification.</li> <li>All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V<sub>CC</sub> and WP#/ACC pins. During transitions,</li> </ol>					
	this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is $V_{CC}$ +0.5V which, during transitions, may overshoot to $V_{CC}$ +2.0V for periods <20ns.					
$\rm V_{CC}$ Supply Voltage0.2V to +3.9V $^{(2)}$	<ol> <li>Maximum DC voltage on WP#/ACC may overshoot to +13.0V for periods &lt;20ns.</li> <li>WP#/ACC erase/program voltage is normally 2.7V-</li> </ol>					
WP#/ACC Supply Voltage0.2V to +12.6V $^{(2, 3, 4)}$	3.6V. Applying 11.7V-12.3V to WP#/ACC during erase/program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. WP#/ACC may be connected to					
Output Short Circuit Current 100mA <sup>(5)</sup>	<ul><li>11.7V-12.3V for a total of 80 hours maximum.</li><li>5. Output shorted for no more than one second. No more than one output shorted at a time.</li></ul>					

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T <sub>A</sub>	-40	+25	+85	°C	
V <sub>CC</sub> Supply Voltage	V <sub>CC</sub>	2.7	3.0	3.6	V	1
	V <sub>IL</sub>	-0.4		0.4	V	
WP#/ACC Voltage when Used as a Logic Control	V <sub>IH</sub>	2.4		V <sub>CC</sub> + 0.4	V	1
WP#/ACC Supply Voltage	V <sub>ACCH</sub>	11.7	12	12.3	V	1, 2
Main Block Erase Cycling: WP#/ACC=V <sub>IL</sub> or V <sub>IH</sub>		100,000			Cycles	
Parameter Block Erase Cycling: WP#/ACC=V <sub>IL</sub> or V <sub>IH</sub>		100,000			Cycles	
Main Block Erase Cycling: WP#/ACC=V <sub>ACCH</sub> , 80 hrs.				1,000	Cycles	
Parameter Block Erase Cycling: WP#/ACC=V <sub>ACCH</sub> , 80 hrs.				1,000	Cycles	
Maximum WP#/ACC hours at V <sub>ACCH</sub>				80	Hours	

### 1.2 Operating Conditions

NOTES:

1. See DC Characteristics tables for voltage range-specific specification.

2. Applying WP#/ACC=11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to WP#/ACC=11.7V-12.3V is not allowed and can cause damage to the device.


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0.0V		4	7	pF
WP#/ACC Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0.0V		18	22	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> =0.0V		6	10	pF


#### 1.2.1 Capacitance<sup>(1)</sup> ( $T_A$ =+25°C, f=1MHz)

NOTE:

1. Sampled, not 100% tested.

### 1.2.2 AC Input/Output Test Conditions








Figure 6. Transient Equivalent Testing Load Circuit

Table 13. Configuration Capacitance Loading Value

Test Configuration	C <sub>L</sub> (pF)
V <sub>CC</sub> =2.7V-3.6V	50

### 1.2.3 DC Characteristics

V<sub>CC</sub>=2.7V-3.6V

			cc	2.7 - 5.0				
Symbol	Paran	neter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I <sub>LI</sub>	Input Load Current		1	-1.0		+1.0	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max.,
I <sub>LO</sub>	Output Leakage Current		1	-1.0		+1.0	μΑ	V <sub>IN</sub> /V <sub>OUT</sub> =V <sub>CC</sub> or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Curren	t	1,7		4	20	μΑ	$V_{CC}=V_{CC}Max.,$ $CE\#=RST\#=$ $V_{CC}\pm0.2V,$ $WP\#/ACC=V_{CC} \text{ or }$ $GND$
I <sub>CCAS</sub>	V <sub>CC</sub> Automatic Pow	er Savings Current	1,3		4	20	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=GND±0.2V, WP#/ACC=V <sub>CC</sub> or GND
I <sub>CCD</sub>	V <sub>CC</sub> Reset Power-De	own Current	1		4	20	μΑ	RST#=GND±0.2V
T	Average V <sub>CC</sub> Read Current Normal Mode		1,6		15	25	mA	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=V <sub>II</sub> ,
I <sub>CCR</sub>	Average V <sub>CC</sub> Read Current Page Mode	8 Word Read	1,6		5	10	mA	OE#=V <sub>IH</sub> , f=5MHz
т	V <sub>CC</sub> (Page Buffer) P	Program Current	1,4,6		20	60	mA	WP#/ACC=V <sub>IL</sub> or V <sub>IH</sub>
I <sub>CCW</sub>	V <sub>CC</sub> (Fage Buller) I	logram Current	1,4,6		10	20	mA	WP#/ACC=V <sub>ACCH</sub>
T	V <sub>CC</sub> Block Erase, Fu	ıll Chip	1,4,6		10	30	mA	WP#/ACC=V <sub>IL</sub> or V <sub>IH</sub>
I <sub>CCE</sub>	Erase Current		1,4,6		4	10	mA	WP#/ACC=V <sub>ACCH</sub>
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> (Page Buffer) P Block Erase Suspend		1,2,6		10	200	μΑ	CE#=V <sub>IH</sub>
I <sub>ACCS</sub> I <sub>ACCR</sub>	WP#/ACC Standby	or Read Current	1,5,6		2	5	μΑ	WP#/ACC≤V <sub>CC</sub>
L	WP#/ACC (Page	Buffer) Program	1,4,5,6		2	5	μΑ	WP#/ACC=V <sub>IL</sub> or V <sub>IH</sub>
I <sub>ACCW</sub>	Current		1,4,5,6		10	30	mA	WP#/ACC=V <sub>ACCH</sub>
Loca	WP#/ACC Block Er	· · · · · · · · · · · · · · · · · · ·	1,4,5,6		2	5	μΑ	WP#/ACC=V <sub>IL</sub> or V <sub>IH</sub>
I <sub>ACCE</sub>	Full Chip Erase Curr	rent	1,4,5,6		5	15	mA	WP#/ACC=V <sub>ACCH</sub>
I <sub>ACCWS</sub>	WP#/ACC (Page Bu	ffer) Program	1,5,6		2	5	μΑ	WP#/ACC=V <sub>IL</sub> or V <sub>IH</sub>
-ACCWS	Suspend Current		1,5,6		10	200	μA	WP#/ACC=V <sub>ACCH</sub>
I <sub>ACCES</sub>	WP#/ACC Block	Erase Suspend	1,5,6		2	5	μΑ	WP#/ACC=V <sub>IL</sub> or V <sub>IH</sub>
-ACCES	Current		1,5,6		10	200	μA	WP#/ACC=V <sub>ACCH</sub>

#### DC Characteristics (Continued)

#### $V_{CC}=2.7V-3.6V$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V <sub>IL</sub>	Input Low Voltage	4	-0.4		0.4	V	
V <sub>IH</sub>	Input High Voltage	4	2.4		V <sub>CC</sub> + 0.4	V	
V <sub>OL</sub>	Output Low Voltage	4,7			0.2	V	V <sub>CC</sub> =V <sub>CC</sub> Min., I <sub>OL</sub> =100µA
V <sub>OH</sub>	Output High Voltage	4	V <sub>CC</sub> -0.2			V	V <sub>CC</sub> =V <sub>CC</sub> Min., I <sub>OH</sub> =-100µA
V <sub>ACCH</sub>	WP#/ACC during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations		11.7	12	12.3	V	
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage		1.5			V	

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at  $V_{CC}$ =3.0V and  $T_A$ =+25°C unless V<sub>CC</sub> is specified.

2. I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or (page buffer) program is executed while in block arcses suspend mode, the device's current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub> or I<sub>CCW</sub>. If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of I<sub>CCWS</sub> and I<sub>CCR</sub>.
The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle

completion. Standard address access timings (t<sub>AVOV</sub>) provide new data when addresses are changed.

4. Sampled, not 100% tested.

5. Applying 12V±0.3V to WP#/ACC provides fast erasing or fast programming mode. In this mode, WP#/ACC is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the  $V_{CC}$  power bus.

Applying 12V±0.3V to WP#/ACC during erase/program can only be done for a maximum of 1,000 cycles on each block. WP#/ACC may be connected to 12V±0.3V for a total of 80 hours maximum.

6. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.

7. Includes RY/BY#.

## 1.2.4 AC Characteristics - Read-Only Operations<sup>(1)</sup>

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		60		ns
t <sub>AVQV</sub>	Address to Output Delay			60	ns
t <sub>ELQV</sub>	CE# to Output Delay	3		60	ns
t <sub>APA</sub>	Page Address Access Time			25	ns
t <sub>GLQV</sub>	OE# to Output Delay	3		20	ns
t <sub>PHQV</sub>	RST# High to Output Delay			150	ns
t <sub>EHQZ</sub> , t <sub>GHQZ</sub>	CE# or OE# to Output in High Z, Whichever Occurs First	2		20	ns
t <sub>ELQX</sub>	CE# to Output in Low Z	2	0		ns
t <sub>GLQX</sub>	OE# to Output in Low Z	2	0		ns
t <sub>OH</sub>	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns
t <sub>AVEL</sub> , t <sub>AVGL</sub>	Address Setup to CE#, OE# Going Low for Reading Status Register	4,6	10		ns
t <sub>ELAX</sub> , t <sub>GLAX</sub>	Address Hold from CE#, OE# Going Low for Reading Status Register	5,6	30		ns
t <sub>EHEL</sub> , t <sub>GHGL</sub>	CE#, OE# Pulse Width High for Reading Status Register	6	15		ns


#### $V_{ac} = 2.7 V_{-3} 6 V_{-1} = -40^{\circ} C_{-10} + 85^{\circ} C_{-10}$


NOTES:


1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.

2. Sampled, not 100% tested.

 Sampled, not 100% tested.
 OE# may be delayed up to t<sub>ELQV</sub>— t<sub>GLQV</sub> after the falling edge of CE# without impact to t<sub>ELQV</sub>.
 Address setup time (t<sub>AVEL</sub>, t<sub>AVGL</sub>) is defined from the falling edge of CE# or OE# (whichever goes low last).
 Address hold time (t<sub>ELAX</sub>, t<sub>GLAX</sub>) is defined from the falling edge of CE# or OE# (whichever goes low last).
 Specifications t<sub>AVEL</sub>, t<sub>AVGL</sub>, t<sub>ELAX</sub>, t<sub>GLAX</sub> and t<sub>EHEL</sub>, t<sub>GHGL</sub> for read operations apply to only status register read operations.







## 1.2.5 AC Characteristics - Write $Operations^{(1), (2)}$

V <sub>CC</sub> =2.7V-	3.6V. T <sub>4</sub> =	=-40°C to	+85°C
· CC =·/ ·	5.0 , 1 <sub>A</sub>	10 0 10	.05 0

Symbol	Parameter		Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time			60		ns
t <sub>PHWL</sub> (t <sub>PHEL</sub> )	RST# High Recovery to WE# (CE#) Going Low		3	150		ns
$t_{ELWL}\left(t_{WLEL}\right)$	CE# (WE#) Setup to WE# (CE#) Going Low			0		ns
$t_{WLWH}(t_{ELEH})$	WE# (CE#) Pulse Width		4	45		ns
$t_{\rm DVWH} (t_{\rm DVEH})$	Data Setup to WE# (CE#) Going High		7	40		ns
$t_{AVWH} (t_{AVEH})$	Address Setup to WE# (CE#) Going High		7	45		ns
t <sub>WHEH</sub> (t <sub>EHWH</sub> )	CE# (WE#) Hold from WE# (CE#) High			0		ns
$t_{WHDX} (t_{EHDX})$	Data Hold from WE# (CE#) High	Data Hold from WE# (CE#) High		0		ns
$t_{WHAX}(t_{EHAX})$	Address Hold from WE# (CE#) High			0		ns
$t_{\rm WHWL}  (t_{\rm EHEL})$	WE# (CE#) Pulse Width High		5	15		ns
t (t )	WP#/ACC High Setup to WE# (CE#)	WP#/ACC=V <sub>IH</sub>	2	0		
t <sub>SHWH</sub> (t <sub>SHEH</sub> )	Going High	WP#/ACC=V <sub>ACCH</sub>	3	200		ns
$t_{WHGL}$ ( $t_{EHGL}$ )	Write Recovery before Read			30		ns
t <sub>QVSL</sub>	WP#/ACC High Hold from Valid SRD, RY/I	BY# High Z	3	0		ns
t <sub>WHR0</sub> (t <sub>EHR0</sub> )	WE# (CE#) High to SR.7 Going "0"		3, 6		t <sub>AVQV</sub> +50	ns
$t_{WHRL} (t_{EHRL})$	WE# (CE#) High to RY/BY# Going Low		3		100	ns

NOTES:

1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.


2. A write operation can be initiated and terminated with either CE# or WE#.


3. Sampled, not 100% tested.

4. Write pulse width (t<sub>WP</sub>) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of

CE# or WE# (whichever goes high first). Hence,  $t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}$ . 5. Write pulse width high ( $t_{WPH}$ ) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling edge of CE# or WE# (whichever goes low last). Hence, t<sub>WPH</sub>=t<sub>WHWL</sub>=t<sub>EHEL</sub>=t<sub>WHEL</sub>=t<sub>EHWL</sub>.
t<sub>WHR0</sub> (t<sub>EHR0</sub>) after the Read Query or Read Identifier Codes/OTP command=t<sub>AVQV</sub>+100ns.
Refer to Table 6 for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit

configuration.





t <sub>PLPH</sub>	(RST# Low to Reset during Read (RST# should be low during power-up.)	1, 2, 3	100		ns
t <sub>PLRH</sub>	RST# Low to Reset during Erase or Program	1, 3, 4		22	μs
t <sub>2VPH</sub>	V <sub>CC</sub> 2.7V to RST# High	1, 3, 5	100		ns
t <sub>VHQV</sub>	V <sub>CC</sub> 2.7V to Output Delay	3		1	ms
NOTES.					

NOTES:

1. A reset time, t<sub>PHQV</sub> is required from the later of SR.7 (RY/BY#) going "1" (High Z) or RST# going high until outputs are valid. Refer to AC Characteristics - Read-Only Operations for  $t_{PHQV}$ . 2.  $t_{PLPH}$  is <100ns the device may still reset but this is not guaranteed.

3. Sampled, not 100% tested.

4. If RST# asserted while a block erase, full chip erase, (page buffer) program or OTP program operation is not executing, the reset will complete within 100ns.

5. When the device power-up, holding RST# low minimum 100ns is required after V<sub>CC</sub> has been in predefined range and also has been in stable there.

1.2.7	Block Erase,	Full Chip Erase	(Page Buffer)	Program and OTP	Program Performance <sup>(3)</sup>
			, , , , , , , , , , , , , , , , , , , ,	- 0	- 8

Symbol	Parameter	Notes	Command is			CC=V <sub>IL</sub> or V <sub>IH</sub> n System)		WP#/ACC=V <sub>ACCH</sub> (In Manufacturing)		
			Used or not Used	Min.	Typ. <sup>(1)</sup>	Max. <sup>(2)</sup>	Min.	Тур. <sup>(1)</sup>	Max. <sup>(2)</sup>	Unit
t <sub>WPB</sub>	4K-Word Parameter Block	2	Not Used		0.05	0.3		0.04	0.12	S
WPB	Program Time	2	Used		0.03	0.12		0.02	0.06	S
t <sub>WMB</sub>	32K-Word Main Block	2	Not Used		0.38	2.4		0.31	1.0	S
ч	<sup>WMB</sup> Program Time	2	Used		0.24	1.0		0.17	0.5	S
t <sub>WHQV1</sub> /	Word Program Time	2	Not Used		11	200		9	185	μs
t <sub>EHQV1</sub>	/1	2	Used		7	100		5	90	μs
t <sub>WHOV1</sub> / t <sub>EHOV1</sub>	OTP Program Time	2	Not Used		36	400		27	185	μs
t <sub>WHQV2</sub> / t <sub>EHQV2</sub>	4K-Word Parameter Block Erase Time	2	-		0.3	4		0.2	4	s
t <sub>WHQV3</sub> / t <sub>EHQV3</sub>	32K-Word Main Block Erase Time	2	-		0.6	5		0.5	5	s
	Full Chip Erase Time	2			40	350		33	350	s
t <sub>WHRH1</sub> / t <sub>EHRH1</sub>	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t <sub>WHRH2</sub> / t <sub>EHRH2</sub>	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t <sub>ERES</sub>	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs

 $V_{CC}\!\!=\!\!2.7V\!\!-\!\!3.6V\!,\,T_{A}\!\!=\!\!-40^{\circ}C$  to  $+85^{\circ}C$ 

NOTES:

1. Typical values measured at  $V_{CC}$ =3.0V, WP#/ACC=3.0V or 12V, and  $T_A$ =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.

2. Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1" or RY/BY# going High Z.

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t<sub>ERES</sub> and its sequence is repeated, the block erase operation may not be finished.

### 2 Related Document Information<sup>(1)</sup>

Document No.	Document Name
FUM00701	LH28F320BF series Appendix

NOTE:

1. International customers should contact their local SHARP or distribution sales offices.

## LH28F320BFXX-XXXXXX Flash MEMORY ERRATA

### 1. AC Characteristics

#### **PROBLEM**

The table below summarizes the AC characteristics.

AC Characteristics - Write Operations

Page	Symbol	Parameter		Min.	Max.	Unit
25	t <sub>AVAV</sub>	Write Cycle Time		75		ns
25	$t_{WLWH}(t_{ELEH})$	WE# (CE#) Pulse Width	t <sub>AVAV</sub> =75ns	50		ns
25	$t_{WHWL}$ ( $t_{EHEL}$ )	WE# (CE#) Pulse Width High		25		ns

V<sub>CC</sub>=2.7V-3.6V

#### **WORKAROUND**

System designers should consider these specifications.


### **STATUS**


This is intended to be fixed in future devices.

#### A-1 RECOMMENDED OPERATING CONDITIONS

#### A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.





For the AC specifications  $t_{VR}$ ,  $t_R$ ,  $t_F$  in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

### A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>VR</sub>	V <sub>CC</sub> Rise Time	1	0.5	30000	μs/V
t <sub>R</sub>	Input Signal Rise Time	1, 2		1	μs/V
t <sub>F</sub>	Input Signal Fall Time	1, 2		1	μs/V

NOTES:

1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.

### A-1.2 Glitch Noises

Do not input the glitch noises which are below  $V_{IH}$  (Min.) or above  $V_{IL}$  (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC CHARACTERISTICS" described in specifications for  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).

## A-2 RELATED DOCUMENT INFORMATION<sup>(1)</sup>

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
АР-006-РТ-Е	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V <sub>PP</sub> Electric Potential Switching Circuit

NOTE:

1. International customers should contact their local SHARP or distribution sales office.

#### A-3 STATUS REGISTER READ OPERATIONS

If AC timing for reading the status register described in specifications is not satisfied, a system processor can check the status register bit SR.15 instead of SR.7 to determine when the erase or program operation has been completed.

	NOTES:
SR.15 = WRITE STATE MACHINE STATUS: (DQ <sub>15</sub> ) 1 = Ready in All Partitions 0 = Busy in Any Partition	SR.15 indicates the status of WSM (Write State Machine). If SR.15="0", erase or program operation is in progress in any partition.
<ul> <li>SR.7 = WRITE STATE MACHINE STATUS FOR EACH PARTITION: (DQ<sub>7</sub>)</li> <li>1 = Ready in the Addressed Partition</li> <li>0 = Busy in the Addressed Partition</li> </ul>	SR.7 indicates the status of the partition. If SR.7="0", erase or program operation is in progress in the addressed partition. Even if the SR.7 is "1", the WSM may be occupied by the other partition.

Table A-3-1. Status Register Definition (SR.15 and SR.7)

