# SHARP

Preliminary Datasheet		
DATAS	HE	ET
<b>PRODUCT</b> : 32M (x16) Flash Memo	ory	
MODEL NO: LH28F320BFHE-PT	TLZ1	
○ This device datasheet is subject to change without notice.		
<ul> <li>Copyright Sharp Co., Ltd. All rights reserved. No reproduction or republication without written</li> <li>Contact your local Sharp sales office to obtain the latest datasheet.</li> </ul>	permission.	

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - Instrumentation and measuring equipment
    - Machine tools
    - Audiovisual equipment
    - Home appliance
    - Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - Mainframe computers
    - Traffic control systems
    - Gas leak detectors and automatic cutoff devices
    - Rescue and security equipment
    - Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - Aerospace equipment
    - Communications equipment for trunk lines
    - Control equipment for the nuclear power industry
    - Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

### CONTENTS


#### PAGE

48-Lead TSOP Pinout 3
Pin Descriptions 4
Simultaneous Operation Modes Allowed with Four Planes 5
Memory Map 6
Identifier Codes and OTP Address for Read Operation 7
Identifier Codes and OTP Address for Read Operation on Partition Configuration 7
OTP Block Address Map for OTP Program 8
Bus Operation
Command Definitions 10
Functions of Block Lock and Block Lock-Down 12
Block Locking State Transitions upon Command Write 12
Block Locking State Transitions upon WP# Transition
Status Register Definition 14

Extended Status Register Definition 15
Partition Configuration Register Definition 16
Partition Configuration 16
1 Electrical Specifications 17
1.1 Absolute Maximum Ratings 17
1.2 Operating Conditions 17
1.2.1 Capacitance 18
1.2.2 AC Input/Output Test Conditions 18
1.2.3 DC Characteristics 19
1.2.4 AC Characteristics - Read-Only Operations
1.2.5 AC Characteristics - Write Operations
1.2.6 Reset Operations 27
1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance
2 Related Document Information 29

1

PAGE



■ 32M density with 16Bit I/O Interface

- High Performance Reads
   80/35ns 8-Word Page Mode
- Configurative 4-Plane Dual Work
  - Flexible Partitioning
  - Read operations during Block Erase or (Page Buffer) Program
  - Status Register for Each Partition

#### Low Power Operation

- 2.7V Read and Write Operations
- +  $\mathrm{V}_{\mathrm{CCQ}}$  for Input/Output Power Supply Isolation
- Automatic Power Savings Mode Reduces I<sub>CCR</sub> in Static Mode
- Enhanced Code + Data Storage
   5µs Typical Erase/Program Suspends
- OTP (One Time Program) Block
  - 4-Word Factory-Programmed Area
  - 4-Word User-Programmable Area
- High Performance Program with Page Buffer
  - 16-Word Page Buffer
  - + 5µs/Word (Typ.) at 12V  $V_{\ensuremath{PP}}$
- Operating Temperature -40°C to +85°C
- CMOS Process (P-type silicon substrate)

- Flexible Blocking Architecture
  - Eight 4K-word Parameter Blocks
  - Sixty-three 32K-word Main Blocks
  - Top Parameter Location
- Enhanced Data Protection Features
  - Individual Block Lock and Block Lock-Down with Zero-Latency
  - All blocks are locked at power-up or device reset.
  - Absolute Protection with  $V_{PP} \leq V_{PPLK}$
  - Block Erase, Full Chip Erase, (Page Buffer) Word Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
  - 3.0V Low-Power 11µs/Word (Typ.) Programming
  - 12V No Glue Logic 9µs/Word (Typ.) Production Programming and 0.5s Erase (Typ.)
- Cross-Compatible Command Support
  - Basic Command Set
  - Common Flash Interface (CFI)
- Extended Cycling Capability
  - Minimum 100,000 Block Erase Cycles
- 48-Lead TSOP
- ETOX<sup>TM\*</sup> Flash Technology
- Not designed or rated as radiation hardened

The product, which is 4-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at  $V_{CC}$ =2.7V-3.6V and  $V_{PP}$ =1.65V-3.6V or 11.7V-12.3V. Its low voltage operation capability greatly extends battery life for portable applications.

The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states. Furthermore, its newly configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as a unique number.

\* ETOX is a trademark of Intel Corporation.

A15       1         A14       2         A13       3         A12       4         A11       5         A10       6         A9       7         A8       8         NC       9         A20       10         WE#       11         RST#       12         VPP       13         WP#       14         A19       15         A18       16         A17       17         A7       18         A6       19         A5       20         A1       22         A2       23         A1       24	48-LEAD TSOP STANDARD PINOUT 12mm x 20mm TOP VIEW	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Figure 1. 48-Lead TSOP (Normal Bend) Pinout

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			Table 1. Pin Descriptions
DATA         INPUT/ OUTPUT           DQ0-DQ15         INPUT/ OUTPUT         DATA INPUTS/OUTPUTS: Inputs data and commads during CUI (Command Interface) write cycles, outputs data during memory array, status register, query c identifier code and partition configuration register code reads. Data pins float to t impedance (High Z) when the chip or outputs are deselected. Data is internally lat during an erase or program cycle.           CE#         INPUT         CHIP ENABLE: Activates the device's control logic, input buffers, decoders and s amplifiers. CE#-high (V <sub>III</sub> ), RST# resets internal automation and inhibits write operat which provides data protection. RST#-high (V <sub>III</sub> ) enables normal operation. A power-up or reset mode, the device is automatically set to read array mode. RST# 1 be low during power-up/down.           OE#         INPUT         OUTPUT ENABLE: Controls writes to the CUI and array blocks. Addresses and dat latched on the rising edge of CE# or WE# (whichever goes high first).           WP#         INPUT         WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and dat latched on the rising edge of CE# or WE# (whichever goes high first).           WP#         INPUT         WRITE PROTECT: When WP# is V <sub>IL</sub> , locked-down blocks cannot be unlocked. E or program operation can be executed to the blocks which are not locked and not loc down. When WP# is V <sub>IH</sub> , lock-down is disabled.           WP#         INPUT         MONITORING POWER SUPPLY VOLTAGE: V <sub>PP</sub> is not used for power supply With V <sub>Pp</sub> SVP <sub>PLK</sub> , block crase, full chip erase, (page buffer) program or OTP prog cannot be executed and should not be attempted. Applying 12V±0.3V to V <sub>Pp</sub> provides fast erasing or fast programming mode. In m	Symbol	Туре	Name and Function
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	A <sub>0</sub> -A <sub>20</sub>	INPUT	ADDRESS INPUTS: Inputs for addresses. 32M: A <sub>0</sub> -A <sub>20</sub>
CE#INPUTamplifiers. CE#-high (V <sub>IH</sub> ) deselects the device and reduces power consumption standby levels.RST#INPUTRESET: When low (V <sub>IL</sub> ), RST# resets internal automation and inhibits write operation. A power-up or reset mode, the device is automatically set to read array mode. RST# is be low during power-up/down.OE#INPUTOUTPUT ENABLE: Gates the device's outputs during a read cycle.WE#INPUTWRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data latched on the rising edge of CE# or WE# (whichever goes high first).WP#INPUTWRITE PROTECT: When WP# is V <sub>IL</sub> , locked-down blocks cannot be unlocked. E or program operation can be executed to the blocks which are not locked and not loc down. When WP# is V <sub>IL</sub> , lock-down is disabled.WP#INPUTMONITORING POWER SUPPLY VOLTAGE: V <sub>PP</sub> is not used for power supply With V <sub>PP</sub> SV <sub>PPLK</sub> , block erase, full chip erase, (page buffer) program or OTP prog cannot be executed and should not be attempted.Applying 12V±0.3V to V <sub>PP</sub> provides fast erasing or fast programming mode. In mode, V <sub>PP</sub> is power supply pin. Applying 12V±0.3V to V <sub>PP</sub> may be connected 12V±0.3V for a total of 80 hours maximum. Use of this pin at 12V beyond these If may reduce block cycling capability or cause permanent damage.VCCSUPPLYDEVICE POWER SUPPLY (2.7V-3.6V): With V <sub>CC</sub> <vlage (see<br=""></vlage> Characteristics) produce spurious results and should not be attempted.V <sub>CCQ</sub> SUPPLYGROUND: Do not float any ground pins.	DQ <sub>0</sub> -DQ <sub>15</sub>		DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code and partition configuration register code reads. Data pins float to high- impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
RST#INPUTwhich provides data protection. RST#-high (V1H) enables normal operation. A power-up or reset mode, the device is automatically set to read array mode. RST# is be low during power-up/down.OE#INPUTOUTPUT ENABLE: Gates the device's outputs during a read cycle.WE#INPUTWRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data latched on the rising edge of CE# or WE# (whichever goes high first).WP#INPUTWRITE PROTECT: When WP# is $V_{IL}$ , locked-down blocks cannot be unlocked. E or program operation can be executed to the blocks which are not locked and not loc down. When WP# is $V_{IH}$ , lock-down is disabled.WP#INPUTMONITORING POWER SUPPLY VOLTAGE: $V_{PP}$ is not used for power supply With $V_{PP} \leq V_{PLK}$ , block erase, full chip erase, (page buffer) program or OTP prog cannot be executed and should not be attempted.VpPINPUTDEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$ , all write attempts to flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see Characteristics) produce spurious results and should not be attempted.V_{CC}SUPPLYINPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/or pins.WCCQSUPPLYINPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/or pins.	CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high ( $V_{IH}$ ) deselects the device and reduces power consumption to standby levels.
WE#INPUTWRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data latched on the rising edge of CE# or WE# (whichever goes high first).WP#INPUTWRITE PROTECT: When WP# is $V_{IL}$ , locked-down blocks cannot be unlocked. E or program operation can be executed to the blocks which are not locked and not loc down. When WP# is $V_{IH}$ , lock-down is disabled.WP#INPUTMONITORING POWER SUPPLY VOLTAGE: $V_{PP}$ is not used for power supply With $V_{PP} \leq V_{PPLK}$ , block erase, full chip erase, (page buffer) program or OTP program on the executed and should not be attempted. $V_{PP}$ Applying $12V\pm0.3V$ to $V_{PP}$ provides fast erasing or fast programming mode. In mode, $V_{PP}$ is power supply pin. Applying $12V\pm0.3V$ to $V_{PP}$ may be connected $12V\pm0.3V$ for a total of 80 hours maximum. Use of this pin at $12V$ beyond these limay reduce block cycling capability or cause permanent damage. $V_{CCQ}$ SUPPLYDEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$ , all write attempts to flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see Characteristics) produce spurious results and should not be attempted. $V_{CCQ}$ SUPPLYGROUND: Do not float any ground pins.	RST#	INPUT	RESET: When low ( $V_{IL}$ ), RST# resets internal automation and inhibits write operations which provides data protection. RST#-high ( $V_{IH}$ ) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.
WE#INPUTlatched on the rising edge of CE# or WE# (whichever goes high first).WP#INPUTWRITE PROTECT: When WP# is $V_{IL}$ , locked-down blocks cannot be unlocked. E or program operation can be executed to the blocks which are not locked and not loc down. When WP# is $V_{IL}$ , lock-down is disabled.WP#INPUTMONITORING POWER SUPPLY VOLTAGE: $V_{PP}$ is not used for power supply With $V_{PP} \leq V_{PPLK}$ , block erase, full chip erase, (page buffer) program or OTP program or be executed and should not be attempted. Applying $12V\pm0.3V$ to $V_{PP}$ provides fast erasing or fast programming mode. In mode, $V_{PP}$ is power supply pin. Applying $12V\pm0.3V$ to $V_{PP}$ may be connected $12V\pm0.3V$ for a total of 80 hours maximum. Use of this pin at 12V beyond these limay reduce block cycling capability or cause permanent damage. $V_{CC}$ SUPPLYDEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} < V_{LKO}$ , all write attempts to flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see Characteristics) produce spurious results and should not be attempted. $V_{CCQ}$ SUPPLYINPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/ou pins.GNDSUPPLYGROUND: Do not float any ground pins.	OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WP#INPUTor program operation can be executed to the blocks which are not locked and not loc down. When WP# is $V_{IH}$ , lock-down is disabled. $V_{PP}$ INPUTMONITORING POWER SUPPLY VOLTAGE: $V_{PP}$ is not used for power supply With $V_{PP} \leq V_{PPLK}$ , block erase, full chip erase, (page buffer) program or OTP program cannot be executed and should not be attempted. Applying $12V\pm0.3V$ to $V_{PP}$ provides fast erasing or fast programming mode. In mode, $V_{PP}$ is power supply pin. Applying $12V\pm0.3V$ to $V_{PP}$ during erase/program only be done for a maximum of 1,000 cycles on each block. $V_{PP}$ may be connected $12V\pm0.3V$ for a total of 80 hours maximum. Use of this pin at 12V beyond these li may reduce block cycling capability or cause permanent damage. $V_{CC}$ SUPPLYDEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$ , all write attempts to flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see Characteristics) produce spurious results and should not be attempted. $V_{CCQ}$ SUPPLYINPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/ou pins.GNDSUPPLYGROUND: Do not float any ground pins.	WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).
$V_{PP}$ INPUTWith $V_{PP} \leq V_{PPLK}$ , block erase, full chip erase, (page buffer) program or OTP program	WP#	INPUT	WRITE PROTECT: When WP# is V <sub>IL</sub> , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When WP# is V <sub>IH</sub> , lock-down is disabled.
V <sub>CC</sub> SUPPLY       flash memory are inhibited. Device operations at invalid V <sub>CC</sub> voltage (see Characteristics) produce spurious results and should not be attempted.         V <sub>CCQ</sub> SUPPLY       INPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/ou pins.         GND       SUPPLY       GROUND: Do not float any ground pins.	V <sub>PP</sub>	INPUT	Applying $12V\pm0.3V$ to $V_{PP}$ provides fast erasing or fast programming mode. In this mode, $V_{PP}$ is power supply pin. Applying $12V\pm0.3V$ to $V_{PP}$ during erase/program can only be done for a maximum of 1,000 cycles on each block. $V_{PP}$ may be connected to $12V\pm0.3V$ for a total of 80 hours maximum. Use of this pin at 12V beyond these limits may reduce block cycling capability or cause permanent damage.
V <sub>CCQ</sub> SUPPLY     pins.       GND     SUPPLY     GROUND: Do not float any ground pins.	V <sub>CC</sub>	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$ , all write attempts to the flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see DC Characteristics) produce spurious results and should not be attempted.
	V <sub>CCQ</sub>	SUPPLY	INPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/output pins.
NC NO CONNECT: Lead is not internally connected: it may be driven or floated	GND	SUPPLY	GROUND: Do not float any ground pins.
rie contriber. Dead is not internary connected, it may be driven of notated.	NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.

	-								-		
			THEN T	THE MO	DES ALL	OWED IN	THE OTI	HER PAP	RTITION I	S:	
IF ONE PARTITION IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Full Chip Erase	Program Suspend	Block Erase Suspend
Read Array	Х	X	Х	Х	Х	Х		Х		Х	Х
Read ID/OTP	Х	Х	Х	Х	Х	Х		Х		Х	Х
Read Status	Х	Х	Х	Х	Х	Х	Х	Х	X	Х	Х
Read Query	Х	Х	Х	Х	Х	Х		Х		Х	Х
Word Program	Х	Х	Х	Х							Х
Page Buffer Program	Х	Х	Х	Х							Х
OTP Program			Х								
Block Erase	Х	Х	Х	Х							
Full Chip Erase			Х								
Program Suspend	Х	Х	Х	Х							Х
Block Erase Suspend	Х	Х	Х	Х	Х	Х				Х	

Table 2. Simultaneous Operation Modes Allowed with Four  $Planes^{(1, 2)}$ 

"X" denotes the operation available.
 Configurative Partition Dual Work Restrictions:

Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.

	70	4K-WORD	1FF000H - 1FFFFF
	69	4K-WORD	1FE000H - 1FEFFI
	68	4K-WORD	1FD000H - 1FDFF
	67	4K-WORD	1FC000H - 1FCFF
	66	4K-WORD	1FB000H - 1FBFF
	65	4K-WORD	1FA000H - 1FAFF
_	64	4K-WORD	1F9000H - 1F9FFF
NE	63	4K-WORD	1F8000H - 1F8FFF
LA	62	32K-WORD	1F0000H - 1F7FFF
ER P	61	32K-WORD	1E8000H - 1EFFFI
ETE	60	32K-WORD	1E0000H - 1E7FFF
AM	59	32K-WORD	1D8000H - 1DFFF
PLANE3 (PARAMETER PLANE)	58	32K-WORD	1D0000H - 1D7FF
3 (P	57	32K-WORD	1C8000H - 1CFFF
NE	56	32K-WORD	1C0000H - 1C7FF
LA	55	32K-WORD	1B8000H - 1BFFF
Ц	54	32K-WORD	1B0000H - 1B7FF
	53	32K-WORD	1A8000H - 1AFFF
	52	32K-WORD	1A0000H - 1A7FF
	51	32K-WORD	198000H - 19FFFF
	50	32K-WORD	190000H - 197FFF
	49	32K-WORD	188000H - 18FFFF
	48	32K-WORD	180000H - 187FFF
	47	20K WORD	17800011 175555
	47	32K-WORD	178000H - 17FFFF
	46	32K-WORD	170000H - 177FFF
	45	32K-WORD	168000H - 16FFF
	44	32K-WORD	160000H - 167FFF
E)		22K WORD	15000011 15EEEE
ANE)	43	32K-WORD	-
I PLANE)	42	32K-WORD	150000H - 157FFF
RM PLANE)	42 41	32K-WORD 32K-WORD	150000H - 157FFF 148000H - 14FFFF
IFORM PLANE)	42 41 40	32K-WORD 32K-WORD 32K-WORD	150000H - 157FFF 148000H - 14FFFF 140000H - 147FFF
(UNIFORM PLANE)	42 41 40 39	32K-WORD 32K-WORD 32K-WORD 32K-WORD	150000H - 157FFF 148000H - 14FFFF 140000H - 147FFF 138000H - 13FFFF
E2 (UNIFORM PLANE)	42 41 40 39 38	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	150000H - 157FFF 148000H - 14FFFF 140000H - 147FFF 138000H - 13FFFF 130000H - 137FFF
ANE2 (UNIFORM PLANE)	42 41 40 39 38 37	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	150000H - 157FFF 148000H - 14FFFF 140000H - 147FFF 138000H - 13FFFF 130000H - 137FFF 128000H - 12FFFF
PLANE2 (UNIFORM PLANE)	42 41 40 39 38 37 36	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	150000H - 157FFF 148000H - 14FFFF 140000H - 147FFF 138000H - 13FFFF 130000H - 137FFF 128000H - 12FFFF 120000H - 127FFF
PLANE2 (UNIFORM PLANE)	42 41 40 39 38 37 36 35	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	150000H - 157FFF 148000H - 14FFFF 140000H - 147FFF 138000H - 13FFFF 130000H - 137FFF 128000H - 12FFFF 120000H - 127FFF 118000H - 11FFFF
PLANE2 (UNIFORM PLANE)	42 41 40 39 38 37 36	32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD 32K-WORD	158000H - 15FFFF 150000H - 157FFF 148000H - 14FFFF 140000H - 147FFF 138000H - 137FFF 138000H - 137FFF 128000H - 127FFF 120000H - 127FFF 118000H - 117FFF 110000H - 117FFF

	BLC	OCK NUMBER	ADDRESS RANGE
	31	32K-WORD	0F8000H - 0FFFFFH
	30	32K-WORD	0F0000H - 0F7FFFH
	29	32K-WORD	0E8000H - 0EFFFFH
	28	32K-WORD	0E0000H - 0E7FFFH
SE)	27	32K-WORD	0D8000H - 0DFFFFH
TA	26	32K-WORD	0D0000H - 0D7FFFH
MP	25	32K-WORD	0C8000H - 0CFFFFH
0R	24	32K-WORD	0C0000H - 0C7FFFH
IN I	23	32K-WORD	0B8000H - 0BFFFFH
E	22	32K-WORD	0B0000H - 0B7FFFH
PLANE1 (UNIFORM PLANE)	21	32K-WORD	0A8000H - 0AFFFFH
TA	20	32K-WORD	0A0000H - 0A7FFFH
	19	32K-WORD	098000H - 09FFFFH
	18	32K-WORD	090000H - 097FFFH
	17	32K-WORD	088000H - 08FFFFH
	16	32K-WORD	080000H - 087FFFH
			_
	15	32K-WORD	078000H - 07FFFFH
	14	32K-WORD	070000H - 077FFFH
	13	32K-WORD	068000H - 06FFFFH
	12	32K-WORD	060000H - 067FFFH
BE	11	32K-WORD	058000H - 05FFFFH
(UNIFORM PLANE	10	32K-WORD	050000H - 057FFFH
N	9	32K-WORD	048000H - 04FFFFH
0R	8	32K-WORD	040000H - 047FFFH
liz	7	32K-WORD	038000H - 03FFFFH
E S	6	32K-WORD	030000H - 037FFFH
LANE0 (	5	32K-WORD	028000H - 02FFFFH
PLA.	4	32K-WORD	020000H - 027FFFH
	3	32K-WORD	018000H - 01FFFFH

3

2

1 0

32K-WORD

32K-WORD

32K-WORD

32K-WORD

018000H - 01FFFFH

010000H - 017FFFH

008000H - 00FFFFH

000000H - 007FFFH

Table 3.	Identifier Cod	es and OTP Add	ress for Read Operation	ation
----------	----------------	----------------	-------------------------	-------

	Code	Address [A <sub>15</sub> -A <sub>0</sub> ]	Data [DQ <sub>15</sub> -DQ <sub>0</sub> ]	Notes
Manufacturer Code	Manufacturer Code	0000H	00B0H	1
Device Code	Top Parameter Device Code	0001H	00B4H	1, 2
Block Lock Configuration	Block is Unlocked		$DQ_0 = 0$	3
Code	Block is Locked	Block	$DQ_0 = 1$	3
	Block is not Locked-Down	Address + 2	$DQ_1 = 0$	3
	Block is Locked-Down		$DQ_1 = 1$	3
Device Configuration Code	Partition Configuration Register	0006H	PCRC	1, 4
OTP	OTP Lock	0080H	OTP-LK	1, 5
	OTP	0081-0088H	OTP	1, 6

1. The address A<sub>20</sub>-A<sub>16</sub> are shown in below table for reading the manufacturer code, device code, device configuration code and OTP data.

2. Top parameter device has its parameter blocks in the plane3 (The highest address).

- Block Address = The beginning location of a block address within the partition to which the Read Identifier Codes/OTP command (90H) has been written. DQ<sub>15</sub>-DQ<sub>2</sub> are reserved for future implementation.
- 4. PCRC=Partition Configuration Register Code.
- 5. OTP-LK=OTP Block Lock configuration.

6. OTP=OTP Block data.

Partition C	Configuration I	Register <sup>(2)</sup>	Address (32M-bit device)
PCR.10	PCR.9	PCR.8	[A <sub>20</sub> -A <sub>16</sub> ]
0	0	0	00H
0	0	1	00H or 08H
0	1	0	00H or 10H
1	0	0	00H or 18H
0	1	1	00H or 08H or 10H
1	1	0	00H or 10H or 18H
1	0	1	00H or 08H or 18H
1	1	1	00H or 08H or 10H or 18H

Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration<sup>(1)</sup> (32M-bit device)

NOTES:

1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).

2. Refer to Table 12 for the partition configuration register.

000088H	
	Customer Programmable Area
000085H	
000084H	
	Factory Programmed Area
000081H	
000080H	Reserved for Future Implementation (DO15-DO2)

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

Table 5. Bus Operation 7										
Mode	Notes	RST#	CE#	OE#	WE#	Address	V <sub>PP</sub>	DQ <sub>0-15</sub>		
Read Array	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	D <sub>OUT</sub>		
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	High Z		
Standby		V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	High Z		
Reset	3	V <sub>IL</sub>	Х	Х	Х	Х	Х	High Z		
Read Identifier Codes/OTP	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 3 and Table 4	X	See Table 3 and Table 4		
Read Query	6,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Appendix	Х	See Appendix		
Write	4,5,6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	D <sub>IN</sub>		

Table 5. Bus  $Operation^{(1,2)}$ 

Refer to DC Characteristics. When V<sub>PP</sub>≤V<sub>PPLK</sub>, memory contents can be read, but cannot be altered.
 X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses, and V<sub>PPLK</sub> or V<sub>PPH1/2</sub> for V<sub>PP</sub>. See DC Characteristics for V<sub>PPLK</sub> and V<sub>PPH1/2</sub> voltages.
 RST# at GND±0.2V ensures the lowest power consumption.

4. Command writes involving block erase, full chip erase, (page buffer) program or OTP program are reliably executed when V<sub>PP</sub>=V<sub>PPH1/2</sub> and V<sub>CC</sub>=2.7V-3.6V.
5. Refer to Table 6 for valid D<sub>IN</sub> during a write operation.
6. Never hold OE# low and WE# low at the same timing.

7. Refer to Appendix of LH28F320BF series for more information about query code.

	Та	able 6. C	Command	Definitions <sup>(1</sup>	1)			
	Bus		I	First Bus Cyc	le	Second Bus Cycle		
Command	Cycles Req'd	Notes	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>
Read Array	1		Write	PA	FFH			
Read Identifier Codes/OTP	≥2	4	Write	PA	90H	Read	IA or OA	ID or OD
Read Query	≥2	4	Write	PA	98H	Read	QA	QD
Read Status Register	2		Write	PA	70H	Read	PA	SRD
Clear Status Register	1		Write	PA	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Full Chip Erase	2	5,9	Write	Х	30H	Write	Х	D0H
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD
Page Buffer Program	≥4	5,7	Write	WA	E8H	Write	WA	N-1
Block Erase and (Page Buffer) Program Suspend	1	8,9	Write	PA	B0H			
Block Erase and (Page Buffer) Program Resume	1	8,9	Write	PA	D0H			
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	10	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH
OTP Program	2	9	Write	OA	СОН	Write	OA	OD
Set Partition Configuration Register	2		Write	PCRC	60H	Write	PCRC	04H

1. Bus operations are defined in Table 5.

2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cvcle.

X=Any valid address within the device.

PA=Address within the selected partition.

IA=Identifier codes address (See Table 3 and Table 4).

QA=Query codes address. Refer to Appendix of LH28F320BF series for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. OA=Address of OTP block to be read or programmed (See Figure 3).

PCRC=Partition configuration register code presented on the address A<sub>0</sub>-A<sub>15</sub>.

3. ID=Data read from identifier codes. (See Table 3 and Table 4).

QD=Data read from query database. Refer to Appendix of LH28F320BF series for details.

SRD=Data read from status register. See Table 10 and Table 11 for a description of the status register bits.

WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

N-1=N is the number of the words to be loaded into a page buffer.

4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.

5. Block erase, full chip erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V<sub>IH</sub>.

6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.

7. Following the third bus cycle, input the program sequential address and write data of "N" times. Finally, input the any valid address within the target block to be programmed and the confirm command (D0H). Refer to Appendix of LH28F320BF series for details.

- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP# is V<sub>IL</sub>. When WP# is V<sub>IH</sub>, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
  11. Commands other than those shown above are reserved by SHARP for future device implementations and should not be
- used.

		Cu	rrent State		(2)	
State	WP#	$\mathrm{DQ}_{1}^{(1)}$	$\mathrm{DQ}_{0}^{(1)}$	State Name	Erase/Program Allowed <sup>(2)</sup>	
[000]	0	0	0	Unlocked	Yes	
[001] <sup>(3)</sup>	0	0	1	Locked	No	
[011]	0	1	1	Locked-down	No	
[100]	1	0	0	Unlocked	Yes	
[101] <sup>(3)</sup>	1	0	1	Locked	No	
[110] <sup>(4)</sup>	1	1	0	Lock-down Disable	Yes	
[111]	1	1	1	Lock-down Disable	No	

Table 7. Functions of Block Lock<sup>(5)</sup> and Block Lock-Down

1.  $DQ_0=1$ : a block is locked;  $DQ_0=0$ : a block is unlocked.

 $DQ_1=1$ : a block is locked-down;  $DQ_1=0$ : a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, full chip erase and (page buffer) program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is,

[001] (WP#=0) or [101] (WP#=1), regardless of the states before power-off or reset operation. 4. When WP# is driven to  $V_{IL}$  in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

	Curren	t State		Result after Lock Command Written (Next State)					
State	WP#	DQ <sub>1</sub>	DQ <sub>0</sub>	Set Lock <sup>(1)</sup>	Clear Lock <sup>(1)</sup>	Set Lock-down <sup>(1)</sup>			
[000]	0	0	0	[001]	No Change	[011] <sup>(2)</sup>			
[001]	0	0	1	No Change <sup>(3)</sup>	[000]	[011]			
[011]	0	1	1	No Change	No Change	No Change			
[100]	1	0	0	[101]	No Change	[111] <sup>(2)</sup>			
[101]	1	0	1	No Change	[100]	[111]			
[110]	1	1	0	[111]	No Change	[111] <sup>(2)</sup>			
[111]	1	1	1	No Change	[110]	No Change			

Table 8. Block Locking State Transitions upon Command Write<sup>(4)</sup>

NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block ( $DQ_0=0$ ), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP# is not changed and fixed  $V_{IL}$  or  $V_{IH}$ .

	1				1			
Durani ang Stata	(	Current S	State		Result after WP# Transition (Next State)			
Previous State	State	WP#	DQ <sub>1</sub>	DQ <sub>0</sub>	WP#= $0 \rightarrow 1^{(1)}$	WP#= $1 \rightarrow 0^{(1)}$		
-	[000]	0	0	0	[100]	-		
-	[001]	0	0	1	[101]	-		
[110] <sup>(2)</sup>	[011]	0	1	1	[110]	-		
Other than $[110]^{(2)}$		0			[111]	-		
-	[100]	1	0	0	-	[000]		
-	[101]	1	0	1	-	[001]		
-	[110]	1	1	0	-	[011] <sup>(3)</sup>		
-	[111]	1	1	1	-	[011]		

Table 9. Block Locking State Transitions upon WP# Transition<sup>(4)</sup>

1. "WP#=0 $\rightarrow$ 1" means that WP# is driven to V<sub>IH</sub> and "WP#=1 $\rightarrow$ 0" means that WP# is driven to V<sub>IL</sub>.

2. State transition from the current state [011] to the next state depends on the previous state.

3. When WP# is driven to  $V_{IL}$  in [110] state, the state changes to [011] and the blocks are automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

STATUS (BEFCES) 1 = Error in Block Erase or Full Chip Erase 0 = Successful PROGRAM AND OTP PROGRAM STATUS (PBPOPS) 1 = Error in (Page Buffer) Program or OTP Program 0 = Successful (Page Buffer) Program or OTP Program 0 = Successful (Page Buffer) Program or OTP Program 0 = Successful (Page Buffer) Program or OTP Program 0 = V <sub>PP</sub> STATUS (VPPS) 1 = V <sub>PP</sub> LOW Detect, Operation Abort 0 = V <sub>PP</sub> OK 5R.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS) 1 = (Page Buffer) Program Suspended 0 = (Page Buffer) Program in Progress/Completed 0 = (Page Buffer) Program in Progress/Completed 0 = (Page Buffer) Program in Progress/Completed 0 = Vage Bu	R	R	R	R	R	R	R	R			
76543210R.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R)NOTES: $2.7 = WRITE STATE MACHINE STATUS (WSMS)1 = Ready0 = BusyStatus Register indicates the status of the partition, not WS(Write State Machine). Even if the SR.7 is "1", the WSM mbe occupied by the other partition when the device is set to3 or 4 partitions configuration.R.6 = BLOCK ERASE SUSPEND STATUS (BESS)1 = Block Erase in Progress/CompletedCheck SR.7 to determine block erase, full chip erase, (pagbuffer) program completion. SR.6 - SR.1 ainvalid while SR.7="0".R.5 = BLOCK ERASE AND FULL CHIP ERASESTATUS (BEFCES)1 = Error in IOck Erase or Full Chip Erase0 = Successful Block Erase or Full Chip Erase0 = Successful Chage Buffer) Program or OTP Program0 = Successful Block Icas during of the WSM interrogates and indicates the Vpp level only afBlock Erase, Full Chip Erase, (Page Buffer) Program or OTProgram command sequences. SR.3 is not guaranteedreport accurate feedback when V_{PP} \neq V_{PH1}, V_{PPL2} or V_{PL}I = Vpp DGKR.3 = V_{PP} STATUS (VPPS)1 = (Page Buffer) Program Suspended0 = (Page Buffe$	15	14	13	12	11	10	9	8			
R.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R) $2.7 = WRITE STATE MACHINE STATUS (WSMS)$ $1 = Ready0 = BusyStatus Register indicates the status of the partition, not WS(Write State Machine). Even if the SR.7 is "1", the WSM inbe occupied by the other partition when the device is set to3 \text{ or 4 partitions configuration.}R.6 = BLOCK ERASE SUSPEND STATUS (BESS)1 = Block Erase in Progress/CompletedStatus Register indicates the status of the partition, not WS(Write State Machine). Even if the SR.7 is "1", the WSM inbe occupied by the other partition when the device is set to3 \text{ or 4 partitions configuration.}R.5 = BLOCK ERASE AND FULL CHIP ERASESTATUS (BEPCES)Check SR.7 to determine block erase, full chip erase,0 = Successful Block Erase or Full Chip Erase0 = Successful Block Erase or Full Chip Erase0 = Successful Block Erase or Full Chip Erase0 = Successful Qeag Buffer) Program or OTP Program0 = Successful (VPPS)1 = V_{PP} LOW Detect, Operation Abort0 = V_{PP} OKSR.3 does not provide a continuous indication of V_{PP} level only aftBlock Erase, Full Chip Erase, (Page Buffer) Program or OTPProgram command sequences. R.3 is not guaranteedreport accurate feedback when V_{PP} \neq V_{PPH1}. V_{PPL2} or V_{PPL}R.2 = (PAGE BUFFER) PROGRAM SUSPENDSTATUS (PBPSS)1 = (Page Buffer) Program Suspended0 = (Page Buffer) Program Suspended$	WSMS	BESS	BEFCES	PBPOPS	VPPS	PBPSS	DPS	R			
<ul> <li>ENHANCEMENTS (R)</li> <li>R.7 = WRITE STATE MACHINE STATUS (WSMS) 1 = Ready 0 = Busy</li> <li>Status Register indicates the status of the partition, not WS (Write State Machine). Even if the SR.7 is "1", the WSM m be occupied by the other partition when the device is set to 3 or 4 partitions configuration.</li> <li>R.6 = BLOCK ERASE SUSPEND STATUS (BESS) 1 = Block Erase in Progress/Completed</li> <li>R.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES)</li> <li>I = Error in Block Erase or Full Chip Erase 0 = Successful Qage Buffer) Program or OTP Program 0 = Vpp OK R.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS) 1 = (Page Buffer) Program Suspended 0 = (Page Buffer) Program in Progress/Completed R.1 = DEVICE PROTECT STATUS (DPS) 1 = Erase or Program Attempted on a</li> <li>SR.15 - SR.8 and SR.0 are reserved for future use and should be the status of the partition, not WS Status Register indicates the status of the partition, not WS (Write State Machine). Even if the SR.7 is "1", the WSM interrogates the block lock bit only after Block SR.15 - SR.8 and SR.0 are reserved for future use and should be the status of the the divergence of the status of</li></ul>	7	6	5	4	3 2 1 0						
<ul> <li>R.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES)</li> <li>1 = Error in Block Erase or Full Chip Erase</li> <li>0 = Successful Block Erase or Full Chip Erase</li> <li>R.4 = (PAGE BUFFER) PROGRAM AND OTP PROGRAM STATUS (PBPOPS)</li> <li>1 = Error in (Page Buffer) Program or OTP Program</li> <li>0 = Successful (Page Buffer) Program or OTP Program</li> <li>0 = V<sub>PP</sub> STATUS (VPPS)</li> <li>1 = V<sub>PP</sub> LOW Detect, Operation Abort</li> <li>0 = V<sub>PP</sub> OK</li> <li>3R.2 = (PAGE BUFFER) PROGRAM SUSPEND STATUS (PBPSS)</li> <li>1 = (Page Buffer) Program Suspended</li> <li>0 = (Page Buffer) Program in Progress/Completed</li> <li>3R.1 = DEVICE PROTECT STATUS (DPS)</li> <li>1 = Erase or Program Attempted on a</li> <li>3R.1 = DEVICE PROTECT STATUS (DPS)</li> <li>1 = Erase or Program Attempted on a</li> <li>3R.1 = DEVICE PROTECT STATUS (DPS)</li> <li>1 = Erase or Program Attempted on a</li> </ul>	ENHANCE R.7 = WRITE 1 = Ready 0 = Busy BR.6 = BLOC 1 = Block	MENTS (R) E STATE MACI K ERASE SUS Erase Suspende	HINE STATUS PEND STATUS d		(Write State Ma be occupied by 3 or 4 partition Check SR.7 to buffer) program	indicates the sta achine). Even if the other partiti s configuration. determine bloc n or OTP progra	atus of the partit the SR.7 is "1", on when the dev k erase, full chi	the WSM m vice is set to p erase, (pa			
<ul> <li>GR.1 = DEVICE PROTECT STATUS (DPS) 1 = Erase or Program Attempted on a</li> <li>Program command sequences. It informs the system depending on the attempted operation, if the block lock bit set. Reading the block lock configuration codes after writing the Read Identifier Codes/OTP command indicates block bit status.</li> <li>SR.15 - SR.8 and SR.0 are reserved for future use and show the second sec</li></ul>	STAT 1 = Error i 0 = Succes SR.4 = (PAGE OTP) 1 = Error i 0 = Succes $SR.3 = V_{PP} ST$ $1 = V_{PP} LO$	US (BEFCES) n Block Erase o ssful Block Eras E BUFFER) PRO PROGRAM ST n (Page Buffer) ssful (Page Buff FATUS (VPPS) OW Detect, Ope	or Full Chip Era e or Full Chip F OGRAM AND ATUS (PBPOP Program or OT er) Program or O	se Erase S) P Program	If both SR.5 and SR.4 are "1"s after a block erase, full ch erase, (page buffer) program, set/clear block lock bit, s block lock-down bit, set partition configuration regist attempt, an improper command sequence was entered. SR.3 does not provide a continuous indication of V <sub>PP</sub> leve The WSM interrogates and indicates the V <sub>PP</sub> level only aft Block Erase, Full Chip Erase, (Page Buffer) Program or OT Program command sequences. SR.3 is not guaranteed report accurate feedback when V <sub>PP</sub> $\neq$ V <sub>PPH1</sub> , V <sub>PPH2</sub> or V <sub>PPL</sub> SR.1 does not provide a continuous indication of block look bit. The WSM interrogates the block lock bit only after Block						
	STAT 1 = (Page ] 0 = (Page ] SR.1 = DEVIC 1 = Erase c	US (PBPSS) Buffer) Program Buffer) Program CE PROTECT S or Program Atte	n Suspended n in Progress/Co STATUS (DPS) empted on a		Program command sequences. It informs the sy depending on the attempted operation, if the block lock set. Reading the block lock configuration codes after w the Read Identifier Codes/OTP command indicates lock bit status. SR.15 - SR.8 and SR.0 are reserved for future use and s						

Table 11. Extended Status Register Definition										
R	R	R	R	R	R	R	R			
15	14	13	12	11	10	9	8			
SMS	R	R	R	R	R	R	R			
7	6	5	4	3	2	1	0			
XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R) XSR.7 = STATE MACHINE STATUS (SMS) 1 = Page Buffer Program available 0 = Page Buffer Program not available				NOTES: After issue a Page Buffer Program command (E8H), XSR.7="1" indicates that the entered command is accepted. If XSR.7 is "0", the command is not accepted and a next Page Buffer Program command (E8H) should be issued again to check if page buffer is available or not.						
XSR.6-0 = RES	SERVED FOR FU	JTURE ENHAN	CEMENTS (R)	XSR.15-8 and XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.						

		Table 12. 1	Partition Config	guration	Regis	ter Definition			
R	R	R	R	]	R	PC2	PC1	PC0	
15	14	13	12	1	1	10	9	8	
R	R	R	R		R	R	R	R	
7	6	5	4		3	2	1	0	
15     14     13     12     11     10     9     8       R     R     R     R     R     R     R     R									
1 0 0	PARTITION1	PARTITIO LANEJ LANEJ	PLANE0	1 1	1	PARTITION3 PART	LIANE2	LETANE	
		F	Figure 4. Partiti	on Conf	igurat	tion			
								Rev 244	


<ol> <li>Electrical Specifications</li> <li>Absolute Maximum Ratings<sup>*</sup></li> <li>Operating Temperature During Read, Erase and Program40°C to +85°C <sup>(1)</sup></li> </ol>	*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.
	NOTES:
Storage Temperature	1. Operating temperature is for extended temperature product defined by this specification.
During under Bias40°C to +85°C	2. All specified voltages are with respect to GND.
During non Bias65°C to +125°C	Minimum DC voltage is -0.5V on input/output pins
Valtage On Any Din	and -0.2V on $V_{CC}$ and $V_{PP}$ pins. During transitions, this level may undershoot to -2.0V for periods <20ns.
Voltage On Any Pin	Maximum DC voltage on input/output pins is
(except $V_{CC}$ and $V_{PP}$ )	$V_{CC}$ +0.5V which, during transitions, may overshoot to
	$V_{CC}$ +2.0V for periods <20ns. 3. Maximum DC voltage on $V_{PP}$ may overshoot to
$V_{CC}$ and $V_{CCQ}$ Supply Voltage0.2V to +3.9V $^{(2)}$	+13.0V for periods <20ns.
	4. $V_{PP}$ erase/program voltage is normally 2.7V-3.6V. Applying 11.7V-12.3V to $V_{PP}$ during erase/program
$V_{pp}$ Supply Voltage0.2V to +12.6V (2, 3, 4)	can be done for a maximum of 1,000 cycles on the
• pp Suppry voluge	main blocks and 1,000 cycles on the parameter blocks.
	$V_{PP}$ may be connected to 11.7V-12.3V for a total of 80 hours maximum.
Output Short Circuit Current	5. Output shorted for no more than one second. No more
	than one output shorted at a time.

### 1.2 Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T <sub>A</sub>	-40	+25	+85	°C	
V <sub>CC</sub> Supply Voltage	V <sub>CC</sub>	2.7	3.0	3.6	V	1
I/O Supply Voltage	V <sub>CCQ</sub>	2.7	3.0	3.6	V	1
V <sub>PP</sub> Voltage when Used as a Logic Control	V <sub>PPH1</sub>	1.65	3.0	3.6	V	1
V <sub>PP</sub> Supply Voltage	V <sub>PPH2</sub>	11.7	12	12.3	V	1, 2
Main Block Erase Cycling: V <sub>PP</sub> =V <sub>PPH1</sub>		100,000			Cycles	
Parameter Block Erase Cycling: V <sub>PP</sub> =V <sub>PPH1</sub>		100,000			Cycles	
Main Block Erase Cycling: V <sub>PP</sub> =V <sub>PPH2</sub> , 80 hrs.				1,000	Cycles	
Parameter Block Erase Cycling: $V_{PP}=V_{PPH2}$ , 80 hrs.				1,000	Cycles	
Maximum V <sub>PP</sub> hours at V <sub>PPH2</sub>				80	Hours	

NOTES:

See DC Characteristics tables for voltage range-specific specification.
 Applying V<sub>PP</sub>=11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to V<sub>PP</sub>=11.7V-12.3V is not allowed and can cause damage to the device.



### 1.2.1 Capacitance<sup>(1)</sup> ( $T_A$ =+25°C, f=1MHz)

### 1.2.3 DC Characteristics

V<sub>CC</sub>=2.7V-3.6V

r								
Symbol	Paran	neter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I <sub>LI</sub>	Input Load Current		1	-1.0		+1.0	μA	V <sub>CC</sub> =V <sub>CC</sub> Max.,
I <sub>LO</sub>	Output Leakage Cur	rent	1	-1.0		+1.0	μΑ	V <sub>CCQ</sub> =V <sub>CCQ</sub> Max., V <sub>IN</sub> /V <sub>OUT</sub> =V <sub>CCQ</sub> or GND
I <sub>CCS</sub>	V <sub>CC</sub> Standby Curren	V <sub>CC</sub> Standby Current			4	20	μΑ	$V_{CC}=V_{CC}Max.,$ $CE\#=RST\#=$ $V_{CCQ}\pm0.2V,$ $WP\#=V_{CCQ} \text{ or GND}$
I <sub>CCAS</sub>	V <sub>CC</sub> Automatic Pow	1,4		4	20	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=GND±0.2V, WP#=V <sub>CCQ</sub> or GND	
I <sub>CCD</sub>	V <sub>CC</sub> Reset Power-Do	1		4	20	μΑ	RST#=GND±0.2V	
т	Average V <sub>CC</sub> Read Current Normal Mode		1,7		15	25	mA	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=V <sub>IL</sub> ,
I <sub>CCR</sub>	Average V <sub>CC</sub> Read Current Page Mode	8 Word Read	1,7		5	10	mA	OE#=V <sub>IH</sub> , f=5MHz
т	V (Dece Duffer) D	no anome Commont	1,5,7		20	60	mA	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>CCW</sub>	V <sub>CC</sub> (Page Buffer) P	Togram Current	1,5,7		10	20	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
т	V <sub>CC</sub> Block Erase, Fu	ıll Chip	1,5,7		10	30	mA	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>CCE</sub>	Erase Current		1,5,7		4	10	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> (Page Buffer) P Block Erase Suspend	-	1,2,7		10	200	μΑ	CE#=V <sub>IH</sub>
I <sub>PPS</sub> I <sub>PPR</sub>	V <sub>PP</sub> Standby or Read	d Current	1,6,7		2	5	μΑ	V <sub>PP</sub> ≤V <sub>CC</sub>
I	V (De se Derffer) Dre source Comment		1,5,6,7		2	5	μA	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>PPW</sub>	V <sub>PP</sub> (Page Buffer) Program Current		1,5,6,7		10	30	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
I	V <sub>PP</sub> Block Erase, Fu	1,5,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>	
I <sub>PPE</sub>	Erase Current	1,5,6,7		5	15	mA	V <sub>PP</sub> =V <sub>PPH2</sub>	
Innur	V <sub>PP</sub> (Page Buffer) Program		1,6,7		2	5	μA	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>PPWS</sub>	Suspend Current		1,6,7		10	200	μΑ	V <sub>PP</sub> =V <sub>PPH2</sub>
I	V <sub>PP</sub> Block Erase Sus	spend Current	1,6,7		2	5	μA	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>PPES</sub>	v pp block Elase Sus	spena Current	1,6,7		10	200	μΑ	V <sub>PP</sub> =V <sub>PPH2</sub>

		V <sub>CC</sub> =2	2.7V-3.6V	7			
Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V <sub>IL</sub>	Input Low Voltage	5	-0.4		0.4	V	
V <sub>IH</sub>	Input High Voltage	5	2.4		V <sub>CCQ</sub> + 0.4	V	
V <sub>OL</sub>	Output Low Voltage	5			0.2	V	V <sub>CC</sub> =V <sub>CC</sub> Min., V <sub>CCQ</sub> =V <sub>CCQ</sub> Min., I <sub>OL</sub> =100µA
V <sub>OH</sub>	Output High Voltage	5	V <sub>CCQ</sub> -0.2			V	V <sub>CC</sub> =V <sub>CC</sub> Min., V <sub>CCQ</sub> =V <sub>CCQ</sub> Min., I <sub>OH</sub> =-100µA
V <sub>PPLK</sub>	V <sub>PP</sub> Lockout during Normal Operations	3,5,6			0.4	V	
V <sub>PPH1</sub>	V <sub>PP</sub> during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations	6	1.65	3.0	3.6	V	
V <sub>PPH2</sub>	V <sub>PP</sub> during Block Erase, Full Chip Erase, (Page Buffer) Program or OTP Program Operations		11.7	12	12.3	V	
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage		1.5			V	

#### DC Characteristics (Continued)

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at V<sub>CC</sub>=3.0V and T<sub>A</sub>=+25°C unless V<sub>CC</sub> is specified.

2. I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or (page buffer) program is executed while in block erase suspend mode, the device's current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub> or I<sub>CCW</sub>. If read is executed while in (page buffer) program suspend mode, the device's current draw is the sum of  $I_{CCWS}$  and  $I_{CCR}$ . 3. Block erase, full chip erase, (page buffer) program and OTP program are inhibited when  $V_{PP} \leq V_{PPLK}$ , and not guaranteed

in the range between V<sub>PPLK</sub>(max.) and V<sub>PPH1</sub>(min.), between V<sub>PPH1</sub>(max.) and V<sub>PPH2</sub>(min.) and above V<sub>PPH2</sub>(max.).

4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t<sub>AVOV</sub>) provide new data when addresses are changed.

5. Sampled, not 100% tested.

6. V<sub>PP</sub> is not used for power supply pin. With V<sub>PP</sub>≤V<sub>PPLK</sub>, block erase, full chip erase, (page buffer) program and OTP program cannot be executed and should not be attempted.

Applying 12V±0.3V to V<sub>PP</sub> provides fast erasing or fast programming mode. In this mode, V<sub>PP</sub> is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the  $V_{CC}$  power bus.

Applying 12V±0.3V to V<sub>PP</sub> during erase/program can only be done for a maximum of 1,000 cycles on each block. V<sub>PP</sub> may be connected to  $12V\pm0.3V$  for a total of 80 hours maximum.

7. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.

# 1.2.4 AC Characteristics - Read-Only Operations<sup>(1)</sup>

V <sub>CC</sub> =2.7V-3	.6V, T <sub>A</sub> =	-40°C to $+85$ °C
-------------------------	-----------------------	-------------------


Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		80		ns
t <sub>AVQV</sub>	Address to Output Delay			80	ns
t <sub>ELQV</sub>	CE# to Output Delay	3		80	ns
t <sub>APA</sub>	Page Address Access Time			35	ns
t <sub>GLQV</sub>	OE# to Output Delay	3		20	ns
t <sub>PHQV</sub>	RST# High to Output Delay			150	ns
t <sub>EHQZ</sub> , t <sub>GHQZ</sub>	CE# or OE# to Output in High Z, Whichever Occurs First	2		20	ns
t <sub>ELQX</sub>	CE# to Output in Low Z	2	0		ns
t <sub>GLQX</sub>	OE# to Output in Low Z	2	0		ns
t <sub>OH</sub>	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns
t <sub>AVEL</sub> , t <sub>AVGL</sub>	Address Setup to CE#, OE# Going Low for Reading Status Register	4,6	10		ns
$t_{\rm ELAX}, t_{\rm GLAX}$	Address Hold from CE#, OE# Going Low for Reading Status Register	5,6	30		ns
t <sub>EHEL</sub> , t <sub>GHGL</sub>	CE#, OE# Pulse Width High for Reading Status Register	6	25		ns


NOTES:


1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.

2. Sampled, not 100% tested.

 Sampled, not 100% tested.
 OE# may be delayed up to t<sub>ELQV</sub>— t<sub>GLQV</sub> after the falling edge of CE# without impact to t<sub>ELQV</sub>.
 Address setup time (t<sub>AVEL</sub>, t<sub>AVGL</sub>) is defined from the falling edge of CE# or OE# (whichever goes low last).
 Address hold time (t<sub>ELAX</sub>, t<sub>GLAX</sub>) is defined from the falling edge of CE# or OE# (whichever goes low last).
 Specifications t<sub>AVEL</sub>, t<sub>AVGL</sub>, t<sub>ELAX</sub>, t<sub>GLAX</sub> and t<sub>EHEL</sub>, t<sub>GHGL</sub> for read operations apply to only status register read operations.







### 1.2.5 AC Characteristics - Write Operations<sup>(1), (2)</sup>

$V_{CC}=2.7V-3.6V, T_{A}=-40^{\circ}C$	to +85°C
----------------------------------------	----------

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		80		ns
t <sub>PHWL</sub> (t <sub>PHEL</sub> )	RST# High Recovery to WE# (CE#) Going Low	3	150		ns
$t_{\rm ELWL} \left( t_{\rm WLEL} \right)$	CE# (WE#) Setup to WE# (CE#) Going Low		0		ns
t <sub>WLWH</sub> (t <sub>ELEH</sub> )	WE# (CE#) Pulse Width	4	55		ns
t <sub>DVWH</sub> (t <sub>DVEH</sub> )	Data Setup to WE# (CE#) Going High	8	40		ns
$t_{AVWH} (t_{AVEH})$	Address Setup to WE# (CE#) Going High	8 50			ns
t <sub>WHEH</sub> (t <sub>EHWH</sub> )	CE# (WE#) Hold from WE# (CE#) High		0		ns
$t_{WHDX} (t_{EHDX})$	Data Hold from WE# (CE#) High		0		ns
$t_{WHAX} (t_{EHAX})$	Address Hold from WE# (CE#) High     0			ns	
t <sub>WHWL</sub> (t <sub>EHEL</sub> )	WE# (CE#) Pulse Width High	5 25		ns	
$t_{\rm SHWH} \left( t_{\rm SHEH} \right)$	WP# High Setup to WE# (CE#) Going High	3	0		ns
t <sub>VVWH</sub> (t <sub>VVEH</sub> )	V <sub>PP</sub> Setup to WE# (CE#) Going High	3	200		ns
t <sub>WHGL</sub> (t <sub>EHGL</sub> )	Write Recovery before Read	Write Recovery before Read   30			ns
t <sub>QVSL</sub>	WP# High Hold from Valid SRD	3, 6	0		ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD	3, 6	0		ns
$t_{WHR0} (t_{EHR0})$	WE# (CE#) High to SR.7 Going "0"	3, 7		$t_{AVQV}^+$ 50	ns

NOTES:

1. The timing characteristics for reading the status register during block erase, full chip erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

2. A write operation can be initiated and terminated with either CE# or WE#.

3. Sampled, not 100% tested.


4. Write pulse width (t<sub>WP</sub>) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of


CE# or WE# (whichever goes high first). Hence,  $t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}$ . 5. Write pulse width high ( $t_{WPH}$ ) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling

edge of CE# or WE# (whichever goes low last). Hence, t<sub>WPH</sub>=t<sub>WHWL</sub>=t<sub>EHEL</sub>=t<sub>WHEL</sub>=t<sub>EHWL</sub>.
V<sub>PP</sub> should be held at V<sub>PP</sub>=V<sub>PPH1/2</sub> until determination of block erase, full chip erase, (page buffer) program or OTP program success (SR.1/3/4/5=0).

7.  $t_{WHR0}$  ( $t_{EHR0}$ ) after the Read Query or Read Identifier Codes/OTP command= $t_{AVOV}$ +100ns.

8. Refer to Table 6 for valid address and data for block erase, full chip erase, (page buffer) program, OTP program or lock bit configuration.





t <sub>PLPH</sub>	RST# Low to Reset during Read (RST# should be low during power-up.)	1, 2, 3	100		ns
t <sub>PLRH</sub>	RST# Low to Reset during Erase or Program	1, 3, 4		22	μs
t <sub>2VPH</sub>	V <sub>CC</sub> 2.7V to RST# High	1, 3, 5	100		ns
t <sub>VHQV</sub>	V <sub>CC</sub> 2.7V to Output Delay	3		1	ms
NOTES.					

NOTES:

1. A reset time, t<sub>PHQV</sub>, is required from the later of SR.7 going "1" or RST# going high until outputs are valid. Refer to AC Characteristics - Read-Only Operations for t<sub>PHQV</sub>.

2.  $t_{PLPH}$  is <100ns the device may still reset but this is not guaranteed.

3. Sampled, not 100% tested.

4. If RST# asserted while a block erase, full chip erase, (page buffer) program or OTP program operation is not executing, the reset will complete within 100ns.

5. When the device power-up, holding RST# low minimum 100ns is required after  $V_{CC}$  has been in predefined range and also has been in stable there.

1.2.7 Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performa	ance <sup>(3)</sup>	)
------------------------------------------------------------------------------------	---------------------	---

	V <sub>C</sub>	<sub>C</sub> =2.7V	-3.6V, T <sub>A</sub> =-40	$^{\circ}$ C to +8	85°C					
Symbol	Parameter	Notes	Page Buffer Command is	V <sub>PP</sub> =V <sub>PPH1</sub> (In System)		V <sub>PP</sub> =V <sub>PPH2</sub> (In Manufacturing)			Unit	
			Used or not Used	Min.	Тур. <sup>(1)</sup>	Max. <sup>(2)</sup>	Min.	Тур. <sup>(1)</sup>	Max. <sup>(2)</sup>	
tuunn	4K-Word Parameter Block	2	Not Used		0.05	0.3		0.04	0.12	S
t <sub>WPB</sub>	Program Time	2	Used		0.03	0.12		0.02	0.06	S
t <sub>WMB</sub>	32K-Word Main Block	2	Not Used		0.38	2.4		0.31	1.0	S
WMB	Program Time	2	Used		0.24	1.0		0.17	0.5	S
t <sub>WHQV1</sub> /	Word Program Time	2	Not Used		11	200		9	185	μs
t <sub>EHQV1</sub>		2	Used		7	100		5	90	μs
t <sub>WHOV1</sub> / t <sub>EHOV1</sub>	OTP Program Time	2	Not Used		36	400		27	185	μs
t <sub>WHQV2</sub> / t <sub>EHQV2</sub>	4K-Word Parameter Block Erase Time	2	-		0.3	4		0.2	4	S
t <sub>WHQV3</sub> / t <sub>EHQV3</sub>	32K-Word Main Block Erase Time	2	-		0.6	5		0.5	5	S
	Full Chip Erase Time	2			40	350		33	350	s
t <sub>WHRH1</sub> / t <sub>EHRH1</sub>	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t <sub>WHRH2</sub> / t <sub>EHRH2</sub>	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t <sub>ERES</sub>	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs

1. Typical values measured at  $V_{CC}$ =3.0V,  $V_{PP}$ =3.0V or 12V, and  $T_A$ =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.

2. Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1".

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t<sub>ERES</sub> and its sequence is repeated, the block erase operation may not be finished.

### 2 Related Document Information<sup>(1)</sup>

Document No.	Document Name
FUM00701	LH28F320BF series Appendix

NOTE:

1. International customers should contact their local SHARP or distribution sales offices.

### A-1 RECOMMENDED OPERATING CONDITIONS

### A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure A-1. AC Timing at Device Power-Up

For the AC specifications  $t_{VR}$ ,  $t_R$ ,  $t_F$  in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

### A-1.1.1 Rise and Fall Time

Symbol	Parameter		Min.	Max.	Unit
t <sub>VR</sub>	V <sub>CC</sub> Rise Time		0.5	30000	μs/V
t <sub>R</sub>	Input Signal Rise Time			1	μs/V
t <sub>F</sub>	Input Signal Fall Time	1, 2		1	µs/V

NOTES:

1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.

### A-1.2 Glitch Noises

Do not input the glitch noises which are below  $V_{IH}$  (Min.) or above  $V_{IL}$  (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC CHARACTERISTICS" described in specifications for  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).

## A-2 RELATED DOCUMENT INFORMATION<sup>(1)</sup>

Document No.	Document Name	
AP-001-SD-E	Flash Memory Family Software Drivers	
AP-006-PT-E	Data Protection Method of SHARP Flash Memory	
AP-007-SW-E	RP#, V <sub>PP</sub> Electric Potential Switching Circuit	

NOTE:

1. International customers should contact their local SHARP or distribution sales office.

#### A-3 STATUS REGISTER READ OPERATIONS

If AC timing for reading the status register described in specifications is not satisfied, a system processor can check the status register bit SR.15 instead of SR.7 to determine when the erase or program operation has been completed.

	NOTES:
SR.15 = WRITE STATE MACHINE STATUS: (DQ <sub>15</sub> ) 1 = Ready in All Partitions 0 = Busy in Any Partition	SR.15 indicates the status of WSM (Write State Machine). If SR.15="0", erase or program operation is in progress in any partition.
<ul> <li>SR.7 = WRITE STATE MACHINE STATUS FOR EACH PARTITION: (DQ<sub>7</sub>)</li> <li>1 = Ready in the Addressed Partition</li> <li>0 = Busy in the Addressed Partition</li> </ul>	SR.7 indicates the status of the partition. If SR.7="0", erase or program operation is in progress in the addressed partition. Even if the SR.7 is "1", the WSM may be occupied by the other partition.

Table A-3-1. Status Register Definition (SR.15 and SR.7)

