# National Semiconductor

**PRELIMINARY** 

# LH4105/LH4105C Precision Fast Settling High Current Operational Amplifier

## **General Description**

The LH4105 is a fast settling high current Bi-Fet op amp designed for applications that require a fast settling time of 500 ns to 0.01% and 100 mA continuous output current. The high output current eliminates the need for a buffer to provide the additional current drive not available in most operational amplifiers. The operational amplifier also features a gain bandwidth product of 18 MHz and a slew rate of  $40V/\mu s$ .

Designed for use with minimum external circuitry, the LH4105 provides internal compensation for unity gain stability as well as internal supply bypass capacitors. These features minimize the circuit's sensitivity to external layout conditions.


#### **Features**

- 500 µV offset voltage
- 500 ns settling time to 0.01% for a 10V step
- 100 mA continuous output current
- Internal supply bypassing
- Unity gain stable

### **Applications**

- Cable Drivers
- High Speed Ramp Generators
- DAC Output Amplifiers
- Fast Buffers
- Sample and Holds
- Fast Integrators


### **Schematic Diagram**



Pins #2 & #8 are internally connected. Case is electrically isolated. Pins 3 and 8 are used internally, do not connect to these pins

## **Connection Diagram**

#### Metal Can Package



**Top View** 

TL/K/9159-2

Note: 2 and 8 are internally connected. Case is electrically isolated. Pins 3 and 8 are used internally. Do not connect to these pins.

Order Number LH4105G or LH4105CG See NS Package Number G12B

## **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, VS  $\pm\,18V$ Steady State Output Current, Io 100 mA

Power Dissipation at, PD

T<sub>A</sub> = 25°C, derate linearly at 100°C/W 2.5W T<sub>C</sub> = 25°C, derate linearly at 50°C/W 1.5W

Differential Input Voltage,  $V_{\text{IN}}$  $\pm 30V$  but  $\leq \pm 2V_s$ Input Voltage Range,  $V_{CM}$  $\pm$  18V but  $\leq \pm V_s$ 

Operating Temperature Range, TA

LH4105 -55°C to +125°C LH4105C -25°C to +85°C

Storage Temperature Range, TSTG -65°C to +150°C Maximum Junction Temperature, Ti 150°C

Lead Temperature (Soldering < 10 sec.) ESD rating is to be determined.

300°C

DC Electrical Characteristics  $V_S = \pm 15 V$ ,  $T_A = 25^{\circ} C$  unless otherwise noted (Note 1)

Symbol	Parameter	Conditions		Units		
			Тур	Tested Limit (Note 2)	Design Limit (Note 3)	(Max Unless Otherwise Stated)
Vos	Input Offset Voltage	$R_S = 50\Omega$	0.2	0.5	2	mV
V <sub>OS</sub> /ΔT	Offset Voltage Drift	$R_S = 50\Omega$	20			μV/°C
l <sub>B</sub>	Input Bias Current	$T_j = 25$ °C, (Note 4) $V_{CM} = 0V$	200	600		pA
					250	nA
los	Input Offset Current	$T_j = 25^{\circ}C, V_{CM} = 0V$	20	400		pA
					200	nA
R <sub>IN</sub>	Input Resistance	T <sub>j</sub> = 25°C	1011			Ω
A <sub>VOL</sub>	Large Signal Voltage Gain	$R_L = 100\Omega$	106	87		dB (Min)
		$R_L = 1 k\Omega$	106	87	80	
v <sub>o</sub>	Output Voltage Swing	R <sub>L</sub> = 100Ω (Note 5)		± 10		V (Min)
		$R_L = 1 k\Omega$	±13	±10	± 10	
V <sub>CM</sub>	Input Common Mode Range		±12	±11	± 10	V (Min)
CMRR	Common Mode Rejection Ratio	$V_{IN} = -11V \text{ to } +11V$	100	80	70	dB (Min)
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10V \text{ to } \pm 15V$	100	80	70	dB (Min)
Is	Supply Current		20	25		mA

# AC Electrical Characteristics $V_S = \pm 15 V$ , $T_A = 25^{\circ} C$ unless otherwise noted

Symbol	Parameter	Conditions	LH4105C			Units
			Тур	Tested Limit (Note 2)	Design Limit (Note 3)	(Max Unless Otherwise Stated)
ts	Settling Time to 0.01%	$A_V = -1$ , $V_{IN} = -5V$ to $+5V$ , $R_L = 100\Omega$	500	800		ns
S <sub>R</sub>	Slew Rate	$V_{IN} = -10V \text{ to } + 10V, R_L = 100\Omega$	40		32	V/μs(min)
GBW	Gain Bandwidth Product		18			MHz
t <sub>r</sub>	Small Signal Rise Time	$A_V = 1$ , $R_L = 100\Omega$	10		20	ns

## DC Electrical Characteristics $V_S = \pm 15V$ , $T_A = 25^{\circ}$ C unless otherwise noted (Notes 1 and 6)

Symbol	Parameter	Conditions		LH4105	Units	
			Тур	Tested Limit (Note 2)	Design Limit (Note 3)	(Max Unless Otherwise Stated)
Vos	Input Offset Voltage	$R_S = 50\Omega$	0.2	2		mV
V <sub>OS</sub> /ΔT	Offset Voltage Drift	$R_S = 50\Omega$	20			μV/°C
l <sub>B</sub>	Input Bias Current	$T_j = 25$ °C, (Note 4) $V_{CM} = 0$ V	200	600		pΑ
				350		nA
los	Input Offset Current	$T_{j} = 25^{\circ}C, V_{CM} = 0V$	20	400		pΑ
				250		nA
R <sub>IN</sub>	Input Resistance	T <sub>j</sub> = 25°C	10 <sup>11</sup>			Ω
A <sub>VOL</sub>	Large Signal Voltage Gain	$R_L = 100\Omega$	106	87		dB (Min)
		$R_L = 1 k\Omega$	106	87		
				80		
V <sub>O</sub>	Output Voltage Swing	$R_L = 100\Omega$ (Note 5)		±10		V (Min)
		$R_L = 1 k\Omega$	± 13	± 10		
V <sub>CM</sub>	Input Common Mode Range		± 12	± 10		V (Min)
CMRR	Common Mode Rejection Ratio	V <sub>IN</sub> - 11V to + 11V	100	80		dB (Min)
				70		
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10V \text{ to } \pm 15V$	100	80		dB (Min)
				70		
IS	Supply Current		20	25		mA

## AC Electrical Characteristics $V_S = \pm 15 V$ , $T_A = 25^{\circ} C$ unless otherwise noted

Symbol	Parameter	Conditions	LH4105			Units
			Тур	Tested Limit (Note 2)	Design Limit (Note 3)	(Max Unless Otherwise Stated)
ts	Settling Time to 0.01%	$A_V = -1, V_{IN} = -5V \text{ to } +5V, R_L = 100\Omega$	500	800		ns
SR	Slew Rate	$V_{\text{IN}} = -10V \text{ to } + 10V, R_{\text{L}} = 100\Omega$	40		32	V/μs(min)
GBW	Gain Bandwidth Product		18			MHz
t <sub>r</sub>	Small Signal Rise Time	$A_V = 1, R_L = 100\Omega$	10		20	ns

Note 1: Boldface limits are guaranteed over full temperature range. Operating ambient temperature range of LH4105C is -25°C to +85°C, and LH4105 is -55°C to +125°C.

Note 2: Tested limits are guaranteed and 100% production tested.

Note 3: Design limits are guaranteed (but not production tested). These limits are not used to calculate outgoing quality levels.


Note 4: Specifications is at 25°C junction temperature due to requirements of high speed automatic testing. Actual values at operating temperature will exceed value at  $T_j = 25$ °C.

Note 5: The output swing is limited by the maximum output current of  $\pm$  100 mA when  $R_L = 100\Omega$ .


Note 6: When the LH4105 is operated at elevated temperture (such as 125°C), some form of heat sinking or forced air cooling is required. The quiescent power with V<sub>CC</sub> of ±15V is 750 mW, whereas the package can only handle 500 mW without a heatsink at 125°C.

## **Typical Performance Characteristics**





TL/K/9159-3



**Maximum Power Dissipation** 3.0 POWER DISSIPATION (WATTS) 2.5 CASE 2.0 θ<sub>JC</sub> = 50°C/W 1.5 1.0 AMBIENT  $\Theta_{JA} = 100^{\circ}C/W$ 0.5 0 0 25 125 TEMPERATURE (°C)

TL/K/9159-5

## **Applications Information**

#### POWER SUPPLY BYPASSING

The LH4105 will perform well in most circuit boards even without external supply bypassing; however it is recommended that some bulk bypassing be provided to maintain optimum settling time. A 0.1  $\mu$ F disc ceramic capacitor and 1  $\mu$ F tantalum capacitor on each supply is recommended. Place the bypass capacitors close to the amplifiers supply pins.

#### COMPENSATION

To minimize the effects of input capacitance at the LH4105's inverting input and any additional layout capacitance, an external compensation capacitor must be used. The compensation capacitor (C1) used in *Figure 2* (Test Circuit Section) is typically 66 pF. The optimum value for the compensation capacitor depends on the application circuit and the board layout.

#### INPUT BIAS CURRENT

The input devices are JFETs, and will normally have input bias (I<sub>B</sub>) currents in the tens of picoamps. However, these currents vary with temperature and input voltage range. I<sub>B</sub> will normally double with each 11°C rise in junction temperature

#### LAYOUT PRECAUTIONS

Grounding and circuit layout are extremely important in preserving the settling time of the LH4105. It is important to use single point ground returns for inputs, loads, and feedback components and to keep the returns short. Compensation components should be located close to the appropriate pins to minimize stray reactances. Keep the system's digital signals (or any other signals with fast rise times) separated from the amplifier. If such signals are too close to the amplifier, they can couple capacitively to the amplifier's inputs, resulting in undesirable signals at the output.

# PRESERVING AND VERIFYING THE LH4104'S FAST SETTLING TIME

To realize optimum settling performance in circuits using the LH4105, both the design and layout must be meticulous. Application note AN-428, "Preserving and Verifying the LF400's Fast Settling Time", explains the required design and measurement techniques. Although this application note was written for the LF400, it suggests good guidelines and is directly applicable to the LH4105. Only the sections covering supply bypassing and output load limitations should be ignored. This is because the LH4105 has internal bypassing capacitors and substantially greater output drive current than the LF400. The suggested circuits require only small and straightforward modifications; even the printed circuit board layout can be easily modified to accept the footprint of the LH4105 without impacting settling time. In addition, bypassing offset adjust pins 3 and 7 with 0.1 μF capacitors will minimize noise pickup and preserve the settling time.

#### **PROTECTION SCHEMES FOR THE LH4104**

The LH4105 has similar input characteristics of National Semiconductor's BI-FET™ family of operational amplifiers. As such, designing with this part requires that several precautions are observed which are uncharacteristic of other op amps. Application Note AN-447 covers these caveats in greater detail for the whole product family. (The LH4105's input stage shares its topology with the LF400.)

#### NEVER LEAVE AN INPUT UNATTENDED

If an input to the LH4105 is left open circuited (or connected to an analog multiplexer in a high impedance state), the input bias current will be drawn from the very small parasitic input capacitance (<10 pF). This capacitor will rapidly charge up to the power supply rail at a rate of  $dv/dt = I_{BIAS}/C_{IN}$ . Since the LH4105 is capable of large output currents and has no internal current limiting, it will easily be destroyed by excessive power dissipation if such an input condition exists while driving a low impedance load (e.g.  $50\Omega$ ).


To avoid this condition in circuits where the LH4105 is buffering the FET switch of an analog multiplexer, one must connect a resistor between the input and ground to provide a bias current path. This will invariably degrade the effective input impedance of the device, so a large resistor is desirable

For example, selecting a 1  $M\Omega$  resistor will result in a harmless 25 mV output signal during the "deselected" state (for the worst case bias current of 25 nA). Increasing this resistor will increase the output signal for the deselected state; decreasing it will reduce this signal while degrading the input impedance. Depending on the user's circuit specifications, a compromise must be selected. This resistor will not introduce an increase in the effective offset voltage during the "selected" state because the input is driven by a low impedance source.

#### POWER SUPPLY SEQUENCING

Adding the clamp diodes shown in *Figure 1* not only protects the inputs from transients when the circuit is operating, but protects them as power is being applied to the circuit. Because the parasitic transistor appears when the input voltage is less than the negative supply, applying the positive supply or input voltage before the negative supply is applied can damage the device. For this reason, it is always recommended that the negative supply be turned on **first**, if the supplies can be turned on independently.

Also, even if the input stage is well protected with clamp diodes and current limiting, the inputs should not be allowed to be heavily unbalanced (for example, one input at ground and the other at the rail) for extended periods of time (for example, many hours). The long-term effects of an unbalanced differential pair are increased offset voltage and offset current.



TL/K/9159-6

FIGURE 1. Clamping Inputs of Op Amp

## **Test Circuit for Pulse Response**




FIGURE 2

TL/K/9159-7

## **Typical Applications**




FIGURE 3. Using Resistor Current Limiting




FIGURE 4. Unity Gain Follower




FIGURE 5. 10X Buffer Amplifier




FIGURE 6. Unity Gain inverter