

LJ512U32

Features

- **Display format:** 512 (W) × 256 (H) dots
- **Dot pitch ratio:** 1:1
- **Input signal level:** LS TTL level
- **Drive method:** P-P symmetric drive
- **Structure:** Baseplate
- Detachable DC/DC converter
- **Net weight:** Approx. 480g (540g*)
* Including DC/DC converter
- **LJ51AU27:** +5V, +15V type is also available.
LJ512U27: Al frame type is also available.

■ Absolute maximum ratings

(Ta=25°C)


Parameter	Symbol	Rating	Unit
Interface signal (Logic "H")	V _{IH}	5.5	V
Interface signal (Logic "L")	V _{IL}	-0.5	V
Supply voltage (Logic)	V _L	7	V
Supply voltage (Panel drive)	V _D	14	V
Operating temperature	T _{opr}	-5 to +55	°C
Storage temperature	T _{stg}	-40 to +80	°C

■ Corresponding connector:

HIF3BA-16D-2.54R (HIROSE) or equivalents

Outline Dimensions

(Unit:mm)



Electro-optical Characteristics

(Ta=25°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (Logic)	V _L		4.75	5.0	5.25	V
Supply current (Logic)	I _L	V _L =5V	100	—	500	mA
Supply voltage (Panel drive)	V _D		11.4	12.0	12.6	V
Supply current (Panel drive)	I _D	V _D =12V	40	—	750	mA
Power consumption	P _T	V _L =5V, V _D =12V	—	7	—	W
Luminance	B _{ON}	All dots lit	23	34	—	fL
Off luminance	B _{OFF}	All dots turned off	—	—	1.0	fL
Luminance distribution	ΔB _{DIS}	All dots lit	—	—	30	%

Interface Signals


Pin No.	Symbol	Description
A-1	D _{IN0}	Data signal for odd column
B-1	D _{IN1}	Data signal for even column
A-2	CKD	Data transfer clock
B-2	GND	Ground
A-3	H.D	Horizontal sync. signal
B-3	GND	Ground
A-4	V.D	Vertical sync. signal
B-4	N.C	—
A-5	GND	Ground
B-5	GND	Ground
A-6	N.C	—
B-6	N.C	—
A-7	V _L	+5V
B-7	V _L	+5V
A-8	V _D	+12V
B-8	V _D	+12V

Interface Timing Ratings

(Ta=25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Clock frequency	1/T _{CL}	39	—	8	MHz
Clock duty	T _{CL(H) / T_{CL} × 100}	45	—	55	%
Horizontal sync. signal cycle time	T _H	60	—	69	μsec
Horizontal sync. signal blanking time	t _{HB}	2	—	—	μsec
Vertical sync. signal blanking time	t _{VB}	1	—	N × T _H	μsec
Vertical sync. signal valid time	t _{VA}	256 × T _H	—	—	μsec
Frame frequency	1/T _V	55	60	62	Hz
Data signal delay time required	t _{DD}	0.01	—	T _{CL}	μsec
Horizontal sync. signal delay time required	t _{HD}	0.01	—	T _{CL} /2	μsec
Vertical sync. signal rise wait time	t _{VR}	4 × 60	—	—	μsec
Vertical sync. rise timing	t _{VH}	60	—	T _H - t _{HB} + 50	μsec

Connector



Interface Timing Chart

