

LJ640U48

Features

- **Display format:** 640 (W) × 480 (H) dots
- **Dot pitch ratio:** 1:1
- **Input signal level:** LS TTL level
- **Drive method:** P-P symmetric drive
- **Structure:** Baseplate
- **Net weight:** Approx. 700g

■ Absolute maximum ratings

(Ta=25°C)


Parameter	Symbol	Rating	Unit
Interface signal (Logic "H")	V _{IH}	5.5	V
Interface signal (Logic "L")	V _{IL}	-0.5	V
Supply voltage (Logic)	V _L	7	V
Supply voltage (Panel drive)	V _D	27	V
Operating temperature	T _{opr}	0 to +55	°C
Storage temperature	T _{stg}	-25 to +70	°C

■ Corresponding connector:

HIF3BA-16D-2.54R (HIROSE) or equivalents

Outline Dimensions

Unit:mm



Electro-optical Characteristics

(Ta=25°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (Logic)	V_L	—	4.75	5.0	5.25	V
Supply current (Logic)	I_L	$V_L=5V$	100	—	300	mA
Supply voltage (Panel drive)	V_D	—	22.8	24.0	25.2	V
Supply current (Panel drive)	I_D	$V_D=24V$	40	—	850	mA
Power consumption	P_T	$V_L=5V, V_D=24V$	—	17	—	W
Luminance	B_{ON}	All dots lit	20	—	—	fL
Off luminance	B_{OFF}	All dots turned off	—	—	1.0	fL
Luminance distribution	ΔB_{DIS}	All dots lit	—	—	35	%

Interface Signals


Pin No.	Symbol	Description
A-1	D_{IN0}	Data signal for odd column
B-1	D_{IN1}	Data signal for even column
A-2	CKD	Data transfer clock
B-2	GND	Ground
A-3	H.D	Horizontal sync. signal
B-3	GND	Ground
A-4	V.D	Vertical sync. signal
B-4	N.C	—
A-5	GND	Ground
B-5	GND	Ground
A-6	V_D	+24V
B-6	V_D	+24V
A-7	V_L	+5V
B-7	V_L	+5V
A-8	N.C	—
B-8	N.C	—

Interface Timing Ratings

(Ta=25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Clock frequency	$1/T_{CL}$	8	—	12.0	MHz
Clock duty	$T_{CL(H)}/T_{CL} \times 100$	45	—	55	%
Horizontal sync. signal cycle time	T_H	34	—	41.3	μ SEC
Horizontal sync. signal blanking time	t_{HB}	1.3	—	—	μ SEC
Vertical sync. signal blanking time	t_{VB}	1	—	$N \times T_H$	μ SEC
Vertical sync. signal valid time	t_{VA}	$480 \times T_H$	—	—	μ SEC
Frame frequency	$1/T_V$	50	—	60	Hz
Data signal delay time required	t_{DD}	0.01	—	T_{CL}	μ SEC
Horizontal sync. signal delay time required	t_{HD}	0.01	—	$T_{CL}/2$	μ SEC
Vertical sync. signal rise wait time	t_{VR}	4×34	—	—	μ SEC
Vertical sync. rise timing	t_{VH}	34	—	$T_H - t_{HB} + 29$	μ SEC

Connector



Interface Timing Chart

