

SHARP

No.	LD-K23453
DATE	May. 17. 2011

TECHNICAL LITERATURE FOR

TFT-LCD Open Cell

MODEL No. LK600D3HA19

The technical literature is subject to change without notice. So, please contact SHARP or its representative before designing your product based on this literature.

LIQUID CRYSTAL DISPLAY DIVISION

LARGE LIQUID CRYSTAL DISPLAY GROUP

SHARP CORPORATION

RECORDS OF REVISION

MODEL No.: LK600D3HA19

SPEC No.	DATE	REVISED No.	PAGE	SUMMARY	NOTE
LD-K23453	2011.5.17	-	-	-	1st ISSUE
				\	
				>	
4					
_					

1. Application

This technical literature applies to the color 60.0" TFT-LCD Open Cell LK600D3HA19.

- * This technical literature is proprietary products of SHARP CORPORATION ("SHARP") and includes materials protected under copyright of SHARP. Do not reproduce or cause any third party to reproduce them in any form or by any means, electronic or mechanical, for any purpose, in whole or in part, without the express written permission of SHARP.
- * In case of using the device for applications such as control and safety equipment for transportation (aircraft, trains, automobiles, etc.), rescue and security equipment and various safety related equipment which require higher reliability and safety, take into consideration that appropriate measures such as fail-safe functions and redundant system design should be taken.
- * Do not use the device for equipment that requires an extreme level of reliability, such as aerospace applications, telecommunication equipment (trunk lines), nuclear power control equipment and medical or other equipment for life support.
- * SHARP assumes no responsibility for any damage resulting from the use of the device that does not comply with the instructions and the precautions specified in this technical literature.
- * Contact and consult with a SHARP sales representative for any questions about this device.

2. Overview


This Open Cell is color active matrix LCD Open Cell incorporating amorphous silicon TFT (Thin Film Transistor). It is composed of a color TFT-LCD panel, driver ICs and Source PWB.

The following contents can be achieved in using LK0DZ1C0xxx (C-PWB) and LK0DZ1C0xxx (CS-FPC) that SHARP specifies.

Graphics and texts can be displayed on a 1920 x RGB x 1080 dots panel with one billion colors by using 10bit+LVDS (Low Voltage Differential Signaling) to interface, +12V of DC supply voltages.

And in order to improve the response time of LCD, this module applies the Over Shoot driving (O/S driving) technology for the control circuit. In the O/S driving technology, signals are being applied to the Liquid Crystal according to a pre-fixed process as an image signal of the present frame when a difference is found between image signal of the previous frame and that of the current frame after comparing them.

With combination of these technologies, motion blur can be reduced and clearer display performance can be realized.





3. Mechanical Specifications

Parameter	Specifications	Unit	
Display sins	152.496 (Diagonal)	cm	
Display size	60.0 (Diagonal)	inch	
Active area	1329.12(H) x 747.63 (V)	mm	
Pixel Format	1920(H) x 1080(V)	nivol	
Fixel Polillat	(1pixel = R + G + B dot)	pixel	
Pixel pitch	0.69225(H) x 0.69225 (V)	mm	
Pixel configuration	R, G, B vertical stripe		
Display mode	Normally black		
Open Cell Outline Dimensions	1364.18(W) x 806.05(H) x 3.5(D)	mm	
[Note1]	1304.18(W) X 800.03(H) X 3.3(D)		
Mass	4.2 ± 0.3	kg	
	- Front polarizer : Anti Glare, Low Haze		
Surface treatment	Hard coating: 2H and more		
[Note2]	- Rear polarizer :		
	Hard coating less		

[Note1] Outline dimensions are shown in P17.

[Note2] With the protection film removed.

4. Open Cell Driving Specifications

4.1. Driving interface of C-PWB SHARP specifies [LK0DZ1C0xxx]

CN1: Power and LVDS data input

- Using connector: FI-RE51S-HF (Japan Aviation Electronics Ind., Ltd.)
- Matching connector : FI-RE51HL, FI-RE51CL (Japan Aviation Electronics Ind., Ltd.) or equivalent device
- Mating LVDS transmitter: THC63LVD1023 or equivalent device


Pin No.	Symbol	Function	Remark
1	GND		
2	Reserved	It is required to set non-connection(OPEN)	
3	Reserved	It is required to set non-connection(OPEN)	
4	Reserved	It is required to set non-connection(OPEN)	
5	Reserved	It is required to set non-connection(OPEN)	
6	Reserved	It is required to set non-connection(OPEN)	
7	SELLVDS	Select LVDS data order [Note1,2]	Pull up : (3.3V)
8	Reserved	It is required to set non-connection(OPEN)	
9	Reserved	It is required to set non-connection(OPEN)	
10	Reserved	It is required to set non-connection(OPEN)	
11	GND		
12	AIN0-	Aport (-)LVDS CH0 differential data input	
13	AIN0+	Aport (+)LVDS CH0 differential data input	
14	AIN1-	Aport (-)LVDS CH1 differential data input	
15	AIN1+	Aport (+)LVDS CH1 differential data input	
16	AIN2-	Aport (-)LVDS CH2 differential data input	
17	AIN2+	Aport (+)LVDS CH2 differential data input	
18	GND		
19	ACK-	Aport LVDS Clock signal(-)	
20	ACK+	Aport LVDS Clock signal(+)	
21	GND		
22	AIN3-	Aport (-)LVDS CH3 differential data input	
23	AIN3+	Aport (+)LVDS CH3 differential data input	



25 AIN4+ Aport (+)LVDS CH4 differential data input 26 GND 27 GND 28 BIN0- Bport (-)LVDS CH0 differential data input 29 BIN0+ Bport (+)LVDS CH0 differential data input 30 BIN1- Bport (-)LVDS CH1 differential data input 31 BIN1+ Bport (+)LVDS CH1 differential data input 32 BIN2- Bport (-)LVDS CH2 differential data input 33 BIN2+ Bport (+)LVDS CH2 differential data input 34 GND 35 BCK- Bport LVDS Clock signal(-) 36 BCK+ Bport LVDS Clock signal(+) 37 GND 38 BIN3- Bport (-)LVDS CH3 differential data input 39 BIN3+ Bport (+)LVDS CH3 differential data input 40 BIN4- Bport (-)LVDS CH4 differential data input 41 BIN4+ Bport (+)LVDS CH4 differential data input 42 GND 43 GND 44 GND 45 GND	
27 GND 28 BIN0- Bport (-)LVDS CH0 differential data input 29 BIN0+ Bport (+)LVDS CH0 differential data input 30 BIN1- Bport (-)LVDS CH1 differential data input 31 BIN1+ Bport (+)LVDS CH1 differential data input 32 BIN2- Bport (-)LVDS CH2 differential data input 33 BIN2+ Bport (+)LVDS CH2 differential data input 34 GND 35 BCK- Bport LVDS Clock signal(-) 36 BCK+ Bport LVDS Clock signal(+) 37 GND 38 BIN3- Bport (-)LVDS CH3 differential data input 39 BIN3+ Bport (+)LVDS CH3 differential data input 40 BIN4- Bport (-)LVDS CH4 differential data input 41 BIN4+ Bport (+)LVDS CH4 differential data input 42 GND 43 GND 44 GND 45 GND	
BIN0- Bport (-)LVDS CH0 differential data input BIN0+ Bport (+)LVDS CH0 differential data input BIN1- Bport (-)LVDS CH1 differential data input BIN1+ Bport (+)LVDS CH1 differential data input BIN2- Bport (-)LVDS CH2 differential data input BIN2+ Bport (+)LVDS CH2 differential data input BIN2+ Bport (+)LVDS CH2 differential data input BEN4- Bport LVDS Clock signal(-) BEN5- Bport LVDS Clock signal(+) BIN3- Bport (-)LVDS CH3 differential data input BIN3+ Bport (+)LVDS CH3 differential data input BIN4- Bport (-)LVDS CH4 differential data input BIN4- Bport (-)LVDS CH4 differential data input BIN4+ Bport (+)LVDS CH4 differential data input GIND GIND GIND GIND GIND GIND GIND GIND	
BIN0+ Bport (+)LVDS CH0 differential data input BIN1- Bport (-)LVDS CH1 differential data input BIN1+ Bport (+)LVDS CH1 differential data input BIN2- Bport (-)LVDS CH2 differential data input BIN2+ Bport (+)LVDS CH2 differential data input BEN2+ Bport (+)LVDS CH2 differential data input BEN2+ Bport LVDS Clock signal(-) BEN3+ Bport LVDS Clock signal(+) BEN4- Bport (-)LVDS CH3 differential data input BEN3+ Bport (+)LVDS CH3 differential data input BEN4+ Bport (-)LVDS CH4 differential data input BEN4+ Bport (+)LVDS CH4 differential data input BEN4+ Bport (+)LVDS CH4 differential data input BEN4+ BPORT (+)LVDS CH4 differential data input BEN5+ BPORT (+)LVDS CH4 differential data input BEN6+ BPORT (+)LVDS CH4 differential data input	
BIN1- Bport (-)LVDS CH1 differential data input BIN1+ Bport (+)LVDS CH1 differential data input BIN2- Bport (-)LVDS CH2 differential data input BIN2+ Bport (+)LVDS CH2 differential data input BEN2+ Bport (+)LVDS CH2 differential data input BEN3+ BPORT LVDS Clock signal(-) BEN3+ BPORT LVDS Clock signal(+) BEN3+ BPORT (-)LVDS CH3 differential data input BEN3+ BPORT (-)LVDS CH3 differential data input BEN4+ BPORT (-)LVDS CH4 differential data input BEN5+ BPORT (-)LVDS CH4 differential data input	
31 BIN1+ Bport (+)LVDS CH1 differential data input 32 BIN2- Bport (-)LVDS CH2 differential data input 33 BIN2+ Bport (+)LVDS CH2 differential data input 34 GND 35 BCK- Bport LVDS Clock signal(-) 36 BCK+ Bport LVDS Clock signal(+) 37 GND 38 BIN3- Bport (-)LVDS CH3 differential data input 39 BIN3+ Bport (+)LVDS CH3 differential data input 40 BIN4- Bport (-)LVDS CH4 differential data input 41 BIN4+ Bport (+)LVDS CH4 differential data input 42 GND 43 GND 44 GND 45 GND	
32 BIN2- Bport (-)LVDS CH2 differential data input 33 BIN2+ Bport (+)LVDS CH2 differential data input 34 GND 35 BCK- Bport LVDS Clock signal(-) 36 BCK+ Bport LVDS Clock signal(+) 37 GND 38 BIN3- Bport (-)LVDS CH3 differential data input 39 BIN3+ Bport (+)LVDS CH3 differential data input 40 BIN4- Bport (-)LVDS CH4 differential data input 41 BIN4+ Bport (+)LVDS CH4 differential data input 42 GND 43 GND 44 GND 45 GND	
33 BIN2+ Bport (+)LVDS CH2 differential data input 34 GND 35 BCK- Bport LVDS Clock signal(-) 36 BCK+ Bport LVDS Clock signal(+) 37 GND 38 BIN3- Bport (-)LVDS CH3 differential data input 39 BIN3+ Bport (+)LVDS CH3 differential data input 40 BIN4- Bport (-)LVDS CH4 differential data input 41 BIN4+ Bport (+)LVDS CH4 differential data input 42 GND 43 GND 44 GND 45 GND	
34 GND 35 BCK- Bport LVDS Clock signal(-) 36 BCK+ Bport LVDS Clock signal(+) 37 GND 38 BIN3- Bport (-)LVDS CH3 differential data input 39 BIN3+ Bport (+)LVDS CH3 differential data input 40 BIN4- Bport (-)LVDS CH4 differential data input 41 BIN4+ Bport (+)LVDS CH4 differential data input 42 GND 43 GND 44 GND 45 GND	
35 BCK- Bport LVDS Clock signal(-) 36 BCK+ Bport LVDS Clock signal(+) 37 GND 38 BIN3- Bport (-)LVDS CH3 differential data input 39 BIN3+ Bport (+)LVDS CH3 differential data input 40 BIN4- Bport (-)LVDS CH4 differential data input 41 BIN4+ Bport (+)LVDS CH4 differential data input 42 GND 43 GND 44 GND 45 GND	
36 BCK+ Bport LVDS Clock signal(+) 37 GND 38 BIN3- Bport (-)LVDS CH3 differential data input 39 BIN3+ Bport (+)LVDS CH3 differential data input 40 BIN4- Bport (-)LVDS CH4 differential data input 41 BIN4+ Bport (+)LVDS CH4 differential data input 42 GND 43 GND 44 GND 45 GND	
37 GND 38 BIN3- Bport (-)LVDS CH3 differential data input 39 BIN3+ Bport (+)LVDS CH3 differential data input 40 BIN4- Bport (-)LVDS CH4 differential data input 41 BIN4+ Bport (+)LVDS CH4 differential data input 42 GND 43 GND 44 GND 45 GND	
38 BIN3- Bport (-)LVDS CH3 differential data input 39 BIN3+ Bport (+)LVDS CH3 differential data input 40 BIN4- Bport (-)LVDS CH4 differential data input 41 BIN4+ Bport (+)LVDS CH4 differential data input 42 GND 43 GND 44 GND 45 GND	
39 BIN3+ Bport (+)LVDS CH3 differential data input 40 BIN4- Bport (-)LVDS CH4 differential data input 41 BIN4+ Bport (+)LVDS CH4 differential data input 42 GND 43 GND 44 GND 45 GND	
40 BIN4- Bport (-)LVDS CH4 differential data input 41 BIN4+ Bport (+)LVDS CH4 differential data input 42 GND 43 GND 44 GND 45 GND	
41 BIN4+ Bport (+)LVDS CH4 differential data input 42 GND 43 GND 44 GND 45 GND	
42 GND 43 GND 44 GND 45 GND	
43 GND 44 GND 45 GND	
44 GND 45 GND	
45 GND	
46 GND	
10 0112	
47 VCC +12V Power Supply	
48 VCC +12V Power Supply	
49 VCC +12V Power Supply	
50 VCC +12V Power Supply	
51 VCC +12V Power Supply	

[Note] GND of a liquid crystal panel drive part should be connected with a module chassis.

[Note1] The equivalent circuit figure of the terminal.





[Note2] LVDS Data order

	SELLVDS	
Data	L(GND)	H(3.3V) or Open
	[VESA]	[JEIDA]
TA0	R0(LSB)	R4
TA1	R1	R5
TA2	R2	R6
TA3	R3	R7
TA4	R4	R8
TA5	R5	R9(MSB)
TA6	G0(LSB)	G4
TB0	G1	G5
TB1	G2	G6
TB2	G3	G7
TB3	G4	G8
TB4	G5	G9(MSB)
TB5	B0(LSB)	B4
TB6	B1	B5
TC0	B2	В6
TC1	В3	В7
TC2	B4	B8
TC3	B5	B9(MSB)
TC4	NA	NA
TC5	NA	NA
TC6	DE(*)	DE(*)
TD0	R6	R2
TD1	R7	R3
TD2	G6	G2
TD3	G7	G3
TD4	В6	B2
TD5	В7	B3
TD6	N/A	N/A
TE0	R8	R0(LSB)
TE1	R9(MSB)	R1
TE2	G8	G0(LSB)
TE3	G9(MSB)	G1
TE4	B8	B0(LSB)
TE5	B9(MSB)	B1

NA: Not Available

N/A


TE6

N/A

^(*)Since the display position is prescribed by the rise of DE(Display Enable)signal, please do not fix DE signal during operation at "High".

<u>LVDS</u> <u>SEL</u> = Low (GND)

Global LCD Panel Exchange Center



DE: Display Enable, NA: Not Available (Fixed Low)

4.2. Vcom adjustment

Global LCD Panel Exchange Center

For the prevention of long-time image sticking of TFT-LCD panel, be sure to adjust Vcom in such as a way that flicker is minimum on the center of display by visual or flicker meter.

- Vcom IC: ISL45041 controlled from CN103. [Note]
- Adjustment pattern:

0Λ	V512	0.0	V512	0Λ	V512	0.0	V512	0.0
V512	Λ0	V512	Λ0	V512	Λ0	V512	Λ0	V512
0.0	V512	V0	V512	0.0	V512	0.0	V512	0.0
								dot

[Note] Interface to adjust Vcom

Using Via Hole : 1.5mm Pitch (ϕ 0.7mm)

Mating connector : (housing) 5P-SZN, (contact)SZN-002T-P0.7K (JST Co.,Ltd.)

: I2C Communication method

Pin No.	symbol	Function	Remark
1	COL	IOC OLIV	
2		$TD\Gamma$	\
3		IDL	
4			
5	UITE	Orvana	

Absolute maximum ratings

Parameter	Symbol	Condition	Ratings	Unit	Remark
Input voltage	VI	Ta=25°C	-0.3 ~ 3.6	V	[Note 1]
12V supply voltage	VCC	Ta=25°C	$0 \sim +14$	V	
Storage temperature	Tstg	-	- 25 ∼ +60	°C	[Note 2]
Operation temperature	Topa	-	0 ~ +50	°C	[]

[Note1] Applies to the input signals to C-PWB.

SELLVDS

[Note2]

- Humidity: 95%RH Max.(Ta ≤ 40 °C)
- Maximum wet-bulb temperature at 39° C or less. (Ta > 40° C)
- No condensation.

Electrical characteristics of input signals

Global LCD Panel Exchange Center

Ta=25°C

Parameter		Symbol	Min.	Тур.	Max.	Unit	Remark
	Supply voltage	Vcc	11.4	12	12.6	V	[Note1]
	Current dissipation	Icc	-	TBD	TBD	A	[Note2]
+12V supply voltage	Inrush current	$I_{RUSH}1$	-	TBD	-	A	t1=500μs [Note6]
		$I_{RUSH}2$	-	TBD	-	A	t1>5ms
Permissible inpu	t ripple voltage	Vrp	ı	-	100	$mV_{P\text{-}P}$	Vcc = +12.0V
Input Low	voltage	VIL	0	-	0.7	V	[Note3]
Input High	n voltage	Vih	2.3	-	3.3	V	[Notes]
Input leak current (Low)		IIL1	1	-	400	μΑ	$V_I = 0V$
Input leak cu	Hent (Low)	IIL2	-	-	100	μΑ	$V_{I} = 0V$ [Note 4]
Innut look ou	mont (High)	Ііні	-	-	100	μΑ	$V_I = 3.3V$
Input leak cu	ireiit (Higii)	I _{IH2}	-	-	400	μΑ	V _I = 3.3V [Note 4]
Terminal resistor		Rт	-	100	-	ohm	Differential input
Input Differer	ntial voltage	VID	200	400	600	mV	[Note5]
Differenti		V_{CM}	VID /2	1.2	2.4- VID /2	V	[Note5]

[Note] Vcm: Common mode voltage of LVDS driver.

[Note1]

Input voltage sequences

50us < t1 < 20ms

20 ms < t2 < 5 s

20 ms < t3 < 5 s

0 < t4 < 1s

1s < t5-1

1s < t5-2

0 < t6 - 1

0 < t6 - 2

1s < t7


Dip conditions for supply voltage

a) $V2 \le Vcc < V1$

td < 10ms

b) Vcc < V2

This case is based on input voltage sequences.




Data1: ACK±, AIN0±, AIN1±, AIN2±, AIN3±, AIN4±, BCK±, BIN0±, BIN1±, BIN2±, BIN3±, BIN4± *V_{CM} voltage pursues the sequence mentioned above.

Data2: SELLVDS

Global LCD Panel Exchange Center

[Note] About the relation between data input and back light lighting, please base on the abovementioned input sequence. When back light is switched on before panel operation or after a panel operation stop, it may not display normally. But this phenomenon is not based on change of an incoming signal, and does not give damage to a liquid crystal display.

[Note2] Typical current situation: 1024 gray-bar patterns. (Vcc = +12.0V) The explanation of RGB gray scale is seen in section 4.8.




Vcc = +12.0V1/Tc = 74.25MHz $TH = 14.8 \mu s$ TV = 60Hz

[Note3] SELLVDS

[Note4] SELLVDS

[Note5] LVDS differential data and Clock signal (AIN0~4±, BIN0~4±, ACK±, BCK±)



[Note6] Vcc12V inrush current waveform

TBD


4.5. Timing characteristics of input signals

Timing diagrams of input signal are shown in below figure.


	Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Clock	Frequency	1/Tc	67	74.25	76	MHz	
	Horizontal period	TH	1050	1100	1300	clock	
	Tiorizontai period	111	14.2	14.8	16.1	μs	
Data Enable	Horizontal period (High)	THd	960	960	960	clock	
Signal	Vertical period	TV	1109	1125	1400	line	
Signai	vertical period	1 V	47	60	61	Hz	
	Vertical period (High)	TVd	1080	1080	1080	line	

[Note]

- When vertical period is very long, flicker and etc. may occur.
- Please turn off the module after it shows the black screen.
- Please make sure that length of vertical period should become of an integral multiple of horizontal length of period. Otherwise, the screen may not display properly.
- As for your final setting of driving timing, we will conduct operation check test at our side, please inform your final setting.




Input data signal and display position on the screen **4.6.**



[Note] Scan direction is setting for using S-PWBs' side down.

LVDS signal characteristics



Item		Symbol	Min.	Тур.	Max.	Unit
	Delay time, CLK rising edge to serial bit position 0	tpd0	-0.25	0	0.25	
	Delay time, CLK rising edge to serial bit position 1	tpd1	1*t _{CLK} /7-0.25	1*t _{CLK} /7	1*t _{CLK} /7+0.25	
	Delay time, CLK rising edge to serial bit position 2	tpd2	2*t _{CLK} /7-0.25	2*t _{CLK} /7	2*t _{CLK} /7+0.25	
Data position	Delay time, CLK rising edge to serial bit position 3	tpd3	3*t _{CLK} /7-0.25	3*t _{CLK} /7	3*t _{CLK} /7+0.25	ns
	Delay time, CLK rising edge to serial bit position 4	tpd4	4*t _{CLK} /7-0.25	4*t _{CLK} /7	4*t _{CLK} /7+0.25	
	Delay time, CLK rising edge to serial bit position 5	tpd5	5*t _{CLK} /7-0.25	5*t _{CLK} /7	5*t _{CLK} /7+0.25	
	Delay time, CLK rising edge to serial bit position 6	tpd6	6*t _{CLK} 7-0.25	6*t _{CLK} /7	6*t _{CLK} /7+0.25	



4.8. Input signal, basic display colors and gray scale of each color

Colors & Gray Scale																	ata															
Colors & Gray Scare	,		R0	R1	R2	R3	R4	R5	R6	R7	R8	R9	G0	G1	G2	G3	G4	G5	G6	G7	G8	G9	B0	В1	B2	B3	B4	В5	B6	В7	B8	B9
Basic Color	Black	_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	_	0	0	0	0	0	0	0	0	0	0			0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Green	_	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Cyan	_	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red	_	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Magenta	_	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	_	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	_	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale of Red	Black	GS0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		GS1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		GS2	0	1				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
																					•					2						
		GS1021	1	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		GS1022	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	GS1023	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale of Green	Black	GS0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		GS1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		GS2	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		GS1021	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
		GS1022	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Green	GS1023	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
Gray Scale of Blue	Black	GS0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		GS1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
		GS2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
		GS1021	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	1	1	1	1	1
		GS1022	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1
	Blue	GS1023	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

- 0: Low level voltage / 1: High level voltage
- Each basic color can be displayed in 1024 gray scales from 10 bits data signals. According to the combination of total 30 bits data signals, one billion-color display can be achieved on the screen.

Optical characteristics


Global LCD Panel Exchange Center

Ta=25°C, Vcc=12.0V, V_{INV}=24.0V, V_{BRT}=100%, Timing: 120Hz (typ. value)

		·	·	1111	, DKI -			= (-JP: : ====)	
Parame	eter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark	
Viewing	Horizontal	θ 21 θ 22	CD>10	70	88	1	Deg.	[Note1 4]	
angle range	Vertical	θ11 θ12	CR <u>≥</u> 10	70	88	1	Deg.	[Note1,4]	
Contrast	ratio	CRn		3500	5000	-	-	[Note2,4]	
Response	time	$ au_{ m DRV}$		-	4	-	ms	[Note3,4,5]	
Chromaticity	White	X		(0.250)	(0.280)	(0.310)	-		
	White	у		(0.255)	(0.285)	(0.315)	-		
	Red	X		(0.616)	(0.646)	(0.676)	-		
	Red	у		(0.307)	(0.337)	(0.367)	-	Distrati	
	Green	X	θ =0 deg.	(0.251)	(0.281)	(0.311)		[Note4]	
		у		(0.577)	(0.607)	(0.637)	-		
	Dluc	X		(0.113)	(0.143)	(0.173)	-		
	Blue	у		(0.041)	(0.071)	(0.101)	-		
Luminance	White	Y_L		400	500	-	cd/m ²		
Luminance uniformity	White	δ_{w}				1.6		[Note6]	

- Optical characteristics are based on SHARP standard CCFL module's backlight system such as LK600D3LA38B.
- Measurement condition: Set the value of V_{BRT} to maximum luminance of white.
- The measurement shall be executed 60 minutes after lighting at rating.

[Note] The optical characteristics are measured using the following equipment.






- -Viewing angle range: EZ-CONTRAST
- Response time: Photodiode

Detector (SR-3A-L1) 400mm Field=1° Middle of the screen ($\theta = 0^{\circ}$) TFT-LCD Module

Measurement of Contrast, Luminance, Chromaticity.

[Note1] Definitions of viewing angle range:





[Note2] Definition of contrast ratio:

The contrast ratio is defined as the following.

 $Contrast\ Ratio = \frac{Luminance\ (brightness)\ with\ all\ pixels\ white}{Luminance\ (brightness)\ with\ all\ pixels\ black}$


[Note3] Definition of response time

The response time (τ_d and τ_r) is defined as the following figure and shall be measured by switching the input signal for "any level of gray (0%, 25%, 50%, 75% and 100%)" and "any level of gray (0%, 25%, 50%, 75% and 100%)".

	0%	25%	50%	75%	100%
0%		tr: 0%-25%	tr: 0%-50%	tr: 0%-75%	tr: 0%-100%
25%	td: 25%-0%		tr: 25%-50%	tr: 25%-75%	tr: 25%-100%
50%	td: 50%-0%	td: 50%-25%		tr: 50%-75%	tr: 50%-100%
75%	td: 75%-0%	td: 75%-25%	td: 75%-50%		tr: 75%-100%
100%	td: 100%-0%	td: 100%-25%	td: 100%-50%	td:100%-75%	

 t^* :x-y --- response time from level of gray(x) to level of gray(y)

$$\tau_{\rm r} = \sum ({\rm tr} : {\rm x} - {\rm y})/10, \ \ \tau_{\rm d} = \sum (td : {\rm x} - {\rm y})/10$$




[Note4] This value shall be measured at center of the screen.

[Note5] This value is valid when O/S driving is used at typical input time value.

[Note6] This value is calculated as the following with nine measurements. (A~E)

$$\delta_{W} = \frac{\text{Maximum luminance of five points (brightness)}}{\text{Minimum luminance of five points (brightness)}}$$





6. Packing for shipping

6.1. Packing form

a) Open Cell quantity in 1 cell boxb) Piling number of cell box20 cells4 Maximum

c) 1 palette size : 1600(W) x 1000(D) x 889(H) [mm]

d) Total mass of 1 palette filled with full open cells : (392)kg Maximum

[Note] Please refer to the attached drawing for details. (P18)

6.2. Label


a) Open Cell Label

This label is stuck on the protection film of front polarizer.

ex) LK600D3HA19



How to express Lot No.




[Note1] Production plant code

Code	Plant	Model No. & Suffix Code
K, L	Japan	LK600D3HA19

b) Packing label

This label is stuck on the cell box and palette.

ex) LK600D3HA19



- ① Model No.& Suffix Code
- ② Lot No.
- 3 Quantity



7. Reliability test item


No.	Test item	Condition
1	High temperature storage test (Open Cell)	$Ta = 60^{\circ}C 240h$
2	Low temperature storage test (Open Cell)	$Ta = -25^{\circ}C 240h$
3	High temperature and high humidity operation test (Open Cell)	Ta = 40°C 95%RH 240h (No condensation)
4	High temperature operation test (Open Cell)	$Ta = 50^{\circ}C 240h$
5	Low temperature operation test (Open Cell)	$Ta = 0^{\circ}C 240h$
6	Vibration test (Cell Box with full Open Cells)	X and Y direction: 15min, Z direction: 60min. 5Hz to 50Hz acceleration velocity: 1.0G Sweeping ratio: 3min
7	Drop test (Cell Box with full Open Cells)	Height: 25cm (corner and edge), 32cm (surface) Number: 8times (corner 1time and edge 3times and surface 4times)

[Result evaluation criteria]

Under the display quality test condition with normal operation state, there shall be no change, which may affect practical display function.

8. Precautions

- a) Be sure to turn off the power supply when inserting or disconnecting the cable.
- b) Be sure to design the module and cabinet so that the Open Cell can be installed without any extra stress such as warp or twist.
- c) Since the polarizer is easily damaged, pay attention not to scratch it.
- d) Since long contact with water may cause discoloration or spots, wipe off water drop immediately.
- e) When the polarizer is soiled, wipe it with absorbent cotton or other soft cloth.
- f) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface. Handle with care.
- g) Precautions of peeling off the protection film.



- Be sure to peel off slowly (recommended more than 7sec) and constant speed.
- Peeling direction shows Fig.
- Be sure to ground person with adequate methods such as the anti-static wrist band.
- Be sure to ground S-PWB while peeling of the protection film.
- Ionized air should be blown over during peeling action.
- The protection film must not touch drivers and S-PWBs.
- If adhesive may remain on the polarizer after the protection film peeling off, please remove with isopropyl-alcohol.



h) Since the Open Cell consists of TFT and electronic circuits with CMOS-ICs, which are very weak to electrostatic discharges, persons who are handling the Open Cell should be grounded through adequate methods such as the anti-static wrist band. Connector pins should not be touched directly with bare hands.

- Reference : Process control standard of sharp

	Item	Management standard value and performance standard
1	Anti-static mat (shelf)	1 to 50 [M ohm]
2	Anti-static mat (floor, desk)	1 to 100 [M ohm]
3	Ionizer	Attenuate from ±1000V to ±100V within 2 sec
4	Anti-static wrist band	0.8 to 10 [M ohm]
5	Anti-static wrist band entry and	Below 1000 [ohm]
	ground resistance	
6	Temperature	22 to 26 [°C]
7	Humidity	60 to 70 [%RH]

- The Open Cell has some PWBs, take care to keep them from any stress or pressure when handling or installing the Open Cell, otherwise some of electronic parts on the PWBs may be damaged.
- j) When handling the Open Cell and assembling them into module and cabinets, please be noted that long-term storage in the environment of oxidization or deoxidization gas and the use of such materials as reagent, solvent, adhesive, resin, etc. which generate these gasses, may cause corrosion and discoloration of the Open Cell.
- k) Applying too much force and stress to PWB and driver (COF) may cause a malfunction electrically and mechanically.
- l) The Open Cell has high frequency circuits. Sufficient suppression to EMI should be done by system manufacturers.
- m) Please be careful since image retention may occur when a fixed pattern is displayed for a long time.
- n) The chemical compound, which causes the destruction of ozone layer, is not used.
- o) This Open Cell is corresponded to RoHS. "R.C." label on the side of palette shows it.
- p) When any question or issue occurs, it shall be solved by mutual discussion.

9. Carton storage condition

Sunlight

Temperature 0°C to 40°C Humidity 95% RH or less

Reference condition 20°C to 35°C, 85% RH or less (summer)

5°C to 15°C, 85% RH or less (winter)

the total storage time (40°C, 95% RH): 240h or less Be sure to shelter a production from the direct sunlight.

Atmosphere Harmful gas, such as acid and alkali which bites electronic components and/or

wires must not be detected.

Notes Be sure to put cartons on palette or base, don't put it on floor, and store them


with removing from wall.

Please take care of ventilation in storehouse and around cartons, and control

changing temperature is within limits of natural environment.

Storage life 1 year.

②



②

