

# LM017L

- 32 Character x 2 lines
- Built-in control LSI HD44780 type (see page 23)
- +5V single power supply

## MECHANICAL DATA (Nominal dimensions)

Module size . . . . . 174.5W x 33H (max.) x 13.4D (max.) mm  
 Effective display area . . . . . 141.19W x 16.75H mm  
 Character size (5 x 7 dots) . . . . . 3.45W x 4.85H mm  
 Pitch . . . . . 4.2 mm  
 Dot size . . . . . 0.65W x 0.65H mm  
 Weight . . . . . about 60g

## ABSOLUTE MAXIMUM RATINGS

	min.	max.
Power supply for logic ( $V_{DD} - V_{SS}$ ) . . . . .	0	7.0V
power supply for LCD drive ( $V_{DD} - V_O$ ) . . . . .	0	13.5V
Input voltage ( $V_i$ ) . . . . .	$V_{SS}$	$V_{DD}$
Operating temperature ( $T_a$ ) . . . . .	0	50°C
Storage temperature ( $T_{stg}$ ) . . . . .	-20°C	70°C

## ELECTRICAL CHARACTERISTICS

Ta=25°C, $V_{DD}=5.0V \pm 0.25V$	
Input "high" voltage ( $V_{IH}$ ) . . . . .	2.2V min.
Input "low" voltage ( $V_{IL}$ ) . . . . .	0.6V max.
Output high voltage ( $V_{OH}$ ) ( $-I_{OH}=0.2mA$ ) . . . . .	2.4V min.
Output low voltage ( $V_{OL}$ ) ( $I_{OL}=1.2mA$ ) . . . . .	0.4V min.
Power supply current ( $I_{DD}$ ) ( $V_{DD}=5.0V$ ) . . . . .	1.0 mA typ. 3.0 mA max.
Power supply for LCD drive (Recommended) ( $V_{DD} - V_O$ )	Du=1/16
at $T_a=0^\circ C$ . . . . .	4.6 V typ.
at $T_a=25^\circ C$ . . . . .	4.4 V typ.
at $T_a=50^\circ C$ . . . . .	4.2 V typ.

OPTICAL DATA . . . . . See page 8

## INTERNAL PIN CONNECTION

Pin No.	Symbol	Level	Function
1	$V_{SS}$	—	0V
2	$V_{DD}$	—	+5V
3	$V_O$	—	—
4	RS	H/L	L: Instruction code input H: Data input
5	R/W	H/L	
6	E	H, H→L	Enable signal
7	DB0	H/L	Data bus line Note (1), Note (2)
8	DB1	H/L	
9	DB2	H/L	
10	DB3	H/L	
11	DB4	H/L	
12	DB5	H/L	
13	DB6	H/L	
14	DB7	H/L	

### Note:

In the HD44780, the data can be sent in either 4-bit 2-operation or 8-bit 1-operation so that it can interface to both 4 and 8 bit MPU's.

- (1) When interface data is 4 bits long, data is transferred using only 4 buses of  $DB_4 \sim DB_7$ , and  $DB_0 \sim DB_3$  are not used. Data transfer between the HD44780 and the MPU completes when 4-bit data is transferred twice. Data of the higher order 4 bits (contents of  $DB_4 \sim DB_7$  when interface data is 8 bits long) is transferred first and then lower order 4 bits (contents of  $DB_0 \sim DB_3$  when interface data is 8 bits long).
- (2) When interface data is 8 bits long, data is transferred using 8 data buses of  $DB_0 \sim DB_7$ .

Unit: mm




Fig. 1 Display pattern

Unit: mm




Fig. 2 External dimensions




Fig. 3 Block diagram




Fig. 4 Power supply

## TIMING CHARACTERISTICS

Item	Symbol	Test condition	min.	typ.	max.	Unit
Enable cycle time	$t_{cyc}$	Fig. 5, Fig. 6	1.0	—	—	$\mu s$
Enable pulse width	$P_{WEH}$	Fig. 5, Fig. 6	450	—	—	ns
Enable rise/fall time	$t_{Er}, t_{Ef}$	Fig. 5, Fig. 6	—	—	25	ns
RS, R/W set up time	$t_{AS}$	Fig. 5, Fig. 6	140	—	—	ns
Data delay time	$t_{DDR}$	Fig. 6	—	—	320	ns
Data set up time	$t_{DSW}$	Fig. 5	195	—	—	ns
Hold time	$t_H$	Fig. 5, Fig. 6	20	—	—	ns




Fig. 5 Interface timing (data write)




Fig. 6 Interface timing (data read)