LM114/H, LM114A/AH Monolithic Dual NPN General Purpose Amplifier


WINTERSIL

GENERAL DESCRIPTION

These devices contain a pair of junction-isolated NPN transistors fabricated on a single silicon substrate. This monolithic structure makes possible extremely tight parameter matching at low cost. Further, advanced processing techniques yield exceptionally high current gains at low collector currents, virtual elimination of "popcorn noise," low leakages and improved long-term stability.

Although designed primarily for high breakdown voltage and exceptional DC characteristics, these transistors have surprisingly good high-frequency performance. The gain-bandwidth product is 300MHz with 1mA collector current and 5V collector-base voltage and 22MHz with 10µA collector current. Typical collector-base capacitance is only 1.6 pF at 5V.

PIN CONFIGURATION



FEATURES

Low Offset Voltage

High Breakdown Voltage

- Low Drift
- High Current Gain
- Tight Beta Match
- Matching Guaranteed Over A 0V to 45V Collector-Base Voltage Range
- CMRR > 100dB

ABSOLUTE MAXIMUM RATINGS

| (T _A = 25°C unless otherwise noted) |
|------------------------------------------------|
| Collector-Base Voltage (1) |
| Collector-Emitter Voltage (1) |
| Collector-Collector Voltage |
| Emitter-Base Voltage (1) 6V |
| Collector Current (1) |
| Storage Temperature Range65°C to +200°C |
| Operating Temperature Range55°C to +150°C |
| Lead Temperature (Soldering, 10sec) + 300°C |
| Power Dissipation (T _C =25°C)800mW |
| Derate above 25°C 14mW/°C |

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING INFORMATION

| TO-71 | TO-78 |
|--------|---------|
| LM114 | LM114H |
| LM114A | LM114AH |

ELECTRICAL CHARACTERISTICS (NOTE 2)

| Symbol | Parameter Test Condi | Test Conditions | ditions Maximum | | Units |
|---------------------|-----------------------|-------------------------------------------------------------|-----------------|----------|-------|
| | | rest containens | LM114A, AH | LM114, H | Omits |
| V _{BE1-2} | Offset Voltage | 1μΑ≤I _C ≤100μΑ | 0.5 | 2.0 | mV |
| I _{B1-2} | Offset Current | I _C =10μA | 2.0 | 10 | nΑ |
| | | I _C =1μA | 0.5 | | |
| | Bias Current | I _C =10μA | 20 | 40 | nA |
| | | I _C =1μA | 3.0 | | |
| ΔV _{BE} /V | Offset Voltage Change | 0V≤V _{CB} ≤V _{MAX} , I _C =10μA | 0.2 | 1.5 | m۷ |
| Δl _B /V | Offset Current Change | | 1.0 | 4.0 | nΑ |

5 LM114/H, LM114A/AH

T-29-27

ELECTRICAL CHARACTERISTICS (Continued) (T_A = 25°C unless otherwise specified)

| | Parameter | Test Conditions | | Maximum Limits | | Units |
|------------------------|----------------------------------------|---------------------------------------------------------|---------------------------------|----------------|----------|-----------|
| Symbol | | | | LM114A, AH | LM114, H | - C.III.G |
| ΔV _{BE} /ΔT | Offset Voltage Drift | -55°C≤T _A ≤+125°C, I _C =10μA | | 2.0 | 10 | μV/°C |
| ΔI _{B1-2} /ΔΤ | Offset Current | | | 12 | 50 | nA |
| ΔI _B /ΔT | Bias Current | | | 60 | 150 | |
| ICBO | Collector-Base Leakage Current | V _{CB} =V _{MAX} | | 10 | 50 | pΑ |
| | | | T _A = 125°C (Note 3) | 10 | 50 | nΑ |
| ICEO | Collector-Emitter Leakage Current | V _{CE} =V _{MAX} , V _{EB} =0V | | 50 | 200 | pΑ |
| | | | T _A = 125°C (Note 3) | 50 | 200 | nA |
| I _{C1-C2} | Collector-Collector Leakage Current | V _{CC} =V _{MAX} | | 100 | 300 | pΑ |
| | | | T _A = 125°C (Note 3) | 100 | 300 | nA |

NOTES: 1: Per transistor.

^{2:} These specifications apply for T_A = +25°C and 0V ≤ V_{CB} ≤ V_{MAX}, unless otherwise specified. For the LM114 and LM114A, V_{MAX} = 30V.

^{3.} For design reference only, not 100% tested.