



# SPECIFICATION FOR APPROVAL

A P	PRO	VED
oct.	24.	. Z003
(	ectronics ( GUMI KOR	EA
MON	ITOR ENG	" G DIV.
DESC	LMIBIE	x6-44
"ART NO	6304	FUPPSA "
EN″GR	CHKD	APPD?
Zeng-	/	对外

Preliminary SpecificationFinal Specification

·	Title		·
	BUYER	DID ( Dell	
! ! \$	MODEL		

SUPPLIER	LG.Philips LCD CO., Ltd.
*MODEL	LM181E06
SUFFIX	D4

18.1" SXGA TFT LCD

5	IGNATURE	DATE
	;	
	<i>i</i>	
	1	
	,	

YOUr Signature and comments

APPROVED BY	DATE
GT Kim / G.Manager	
REVIEWED BY	
K.J. Kwon / Manager	
PREPARED BY	
Y.W.Lee / Engineer	- J. L.

Ver 1:0 OCT 24: 2003 17:28

<sup>\*</sup>When you obtain standard approval.
please use the above model name without suffix



## **CONTENTS**

NO.	HEM	Page
-	COVER	1
4-	CONTENTS	2
-	RECORD OF REVISIONS	3
1	GENERAL DESCRIPTION	4
2	ABSOLUTE MAXIMUM RATINGS	5
3	ELECTRICAL SPECIFICATIONS	6
3-1	ELECTRICAL CHARACTERISTICS	6
3-2	INTERFACE CONNECTIONS	8
3-3	SIGNAL TIMING SPECIFICATIONS	10
3-4	SIGNAL TIMING WAVE FORMS	11
3-5	COLOR INPUT DATA REFERANCE	12
3-6	POWER SEQUENCE	13
4	OPTICAL SPECIFICATIONS	14
5	MECHANICAL CHARACTERISTICS	18
6	RELIABILITY	21
7	INTERNATIONAL STANDARDS	22
7-1	SAFETY	22
7-2	EMC	22
8	PACKING	23
8-1	DESIGNATION OF LOT MARK	23
8-2	PACKING FORM	23
9	PRECAUTIONS	24
10	OTHERS	
	APPENDIX 1. REQUIRED SIGNAL ASSIGNMENT FOR FLATLink Transmitter	26



## **RECORD OF REVISIONS**

Revision No	Date	Page	Description
Ver1.0	Oct.24, 2003	-	Final Specification
			•
			•

Ver 1.0	OCT.24, 2003		3 / 28
	 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7	, dynalia da l	 




### 1. General Description

The LM181E06-D4 is a Color Active Matrix Liquid Crystal Display with an integral Cold Cathode Fluorescent Lamp(CCFL) backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in the normally black mode. This TFT-LCD has a 18.1 inch diagonally measured active display area with SXGA resolution(1024 vertical by 1280 horizontal pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot, thus, presenting a palette of more than 16,777,216 colors.

The LM181E06-D4 has been designed to apply the interface method that enables low power, high speed,low EMI. FPD Link must be used as a LVDS(Low Voltage Differential Signaling) chip.

The LM181E06-D4 is intended to support applications where thin thickness, wide viewing angle, low power are critical factors and graphic displays are important. In combination with the vertical arrangement of the sub-pixels, the LM181E06-D4 characteristics provide an excellent flat panel display for office automation products such as monitors.



### **General Features**

FIG.1 Block diagram

Active screen size	18.1 inches (459.74mm) diagonal
Outline Dimension	389.0(H) x 317.2(V) x 27.0(D) mm(Typ.)
Pixel Pitch	0.2805 mm x 0.2805 mm
Pixel Format	1280 horizontal By 1024 vertical Pixels RGB stripe arrangement
Color depth	8-bits, 16,777,216 cotors
Luminance, white	250 cd/m²(Typ. Center 1 point)
Power Consumption	Total 29.52 Watt(Typ.), (4.32Watt @Vcc, 25.2 Watt @250cd/m² [Lamp=7mA])
Weight	3100g (Typ.)
Display operating mode	Transmissive mode, normally black
Surface treatments	Hard coating (3H), Anti-glare treatment of the front polarizer

	4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4		Million on the state of		
1 Marian 4 A	**. , *				
Ver 1.0		OCT.24, 2003		1.	4 / 28
1 401 110	Tree .	OO1.27, 2000	7.5 (EQUI) ( - 17)		7/40
'mai'					



## 2. Absolute Maximum Ratings

The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.

Table 1. ABSOLUTE MAXIMUM RATINGS

Daramatar	Cumbal	Values		Unite	Natas	
Parameter	Symbol	Min.	Max.	Units	Notes	
Power Input Voltage Operating Temperature Storage Temperature Operating Ambient Humidity Storage Humidity	V <sub>CC</sub> T <sub>OP</sub> T <sub>ST</sub> H <sub>OP</sub> H <sub>ST</sub>	-0.3 0 -20 10 10	+ 14 + 50 + 60 + 90 + 90	V <sub>dc</sub> °C °C %RH %RH	at 25℃ 1 1 1 1	

Note: 1. Temperature and relative humidity range are shown in the figure below.

Wet bulb temperature should be 39 °C Max, and no condensation of water.




FIG. 2 Temperature and relative humidity



### 3. Electrical Specifications

#### 3-1. Electrical Characteristics

The LM181E06-D4 requires two power inputs. One is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second input which powers the CCFL, is typically generated by an inverter. The inverter is an external unit to the LCD.

Table 2. ELECTRICAL CHARACTERISTICS

6h.	Values			11	<u> </u>
Symbol	Min.	Тур.	Max.	Units	Notes
		•			
Vcc	11.4	12.0	12.6	V(DC)	
lcc	_	0.36	0.45	`A. ´	1
Zm	90	100	110	Ohm	2
₽c	_	4.32	5.4	Watts	1
IRUSH	_		4	Α	3
V <sub>BL</sub>	550(8.0)	600(7.0)	725(3.0)	V <sub>RMS</sub>	4
l <sub>BL</sub>	3.0	7.0	8.0	mA <sub>RMS</sub>	
Vs					5
_		<u> </u>	1,000	V <sub>RMS</sub>	
_	_	_	1,300	V <sub>RMS</sub>	
FBL	45	55	65	KHz	6
Ts	_	_	3	Minutes	7
PBL	_	25.2	27.7	Watts	8
_	40,000	<u></u>	_	Hrs	9
	Icc Zm Pc IRUSH VBL IBL VS - - FBL Ts	Vcc 11.4 lcc - 90 Pc   - IRUSH -   VBL 550(8.0) IBL 3.0 Vs FBL 45 Ts - PBL -	Symbol         Min.         Тур.           Vcc Icc Icc Icc Zm 90 100 Pc IRUSH         — 4.32           VBL IBL Vs —         — 550(8.0) 600(7.0) 7.0           Vs —         — — — — — — — — — — — — — — — — — — —	Win.         Typ.         Max.           Vcc         11.4         12.0         12.6           lcc         —         0.36         0.45           Zm         90         100         110           Pc         —         4.32         5.4           IRUSH         —         —         4           VBL         550(8.0)         600(7.0)         725(3.0)           IBL         3.0         7.0         8.0           Vs         —         —         1,000           —         —         1,300           FBL         45         55         65           Ts         —         —         3           PBL         —         25.2         27.7	Vcc         11.4         12.0         12.6         V(DC)           lcc         —         0.36         0.45         A           Zm         90         100         110         Ohm           Pc         —         4.32         5.4         Watts           IRUSH         —         —         4         A           VBL         550(8.0)         600(7.0)         725(3.0)         VRMS           IBL         3.0         7.0         8.0         mARMS           Vs         —         —         1,000         VRMS           —         —         1,300         VRMS           FBL         45         55         65         KHz           Ts         —         3         Minutes           PBL         —         25.2         27.7         Watts

### Note: The design of the inverter must have specifications for the lamp in LCD Assembly.

The performance of the Lamp in LCM, for example life time or brightness, is extremely influenced by the characteristics of the DC-AC inverter. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.


When you design or order the inverter, please make sure unwanted lighting caused by the mismatch of the lamp and the inverter(no lighting, flicker, etc) never occurs. When you confirm it, the LCD Assembly should be operated in the same condition as installed in you instrument.

Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp.

It shall help increase the lamp lifetime and reduce its leakage current.

- a. The asymmetry rate of the inverter waveform should be 10% below:
- b. The distortion rate of the waveform should be within  $\sqrt{2 \pm 10\%}$ ;
- c. The ideal sine wave form shall be symmetric in positive and negative polarities.





- 1. The specified current and power consumption are under the  $V_{CC}$ =12.0V, 25°C,  $f_V$ =60Hz condition, Typical supply current is measured at the condition of 8 X 6 chess pattern(white & black) shown in the [ Figure 3 ] is displayed.
- This impedance value is for impedance matching between LVDS T<sub>X</sub> and the mating connector of the LCD.
- 3. The duration of rush current is about 1ms.
- The variance of the voltage is ± 10%.
- The voltage above V<sub>BS</sub> should be applied to the lamps for more than 1 second for start-up.
   Otherwise, the lamps may not be turned on.
- 6. The output of the inverter must have symmetrical (negative and positive) voltage waveform and symmetrical current waveform.(Unsymmetrical ratio is less than 10%) Please do not use the inverter which has unsymmetrical voltage and unsymmetrical current and spike wave.
  Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.
- 7. Let's define the brightness of the lamp after being lighted for 5 minutes as 100%.
  T<sub>s</sub> is the time required for the brightness of the center of the lamp to be not less than 95%.
  The used lamp current is the lamp typical current.
- 8. The lamp power consumption shown above does not include loss of external inverter. The used lamp current is the lamp typical current.
- 9. The life time is determined as the time at which brightness of the lamp is 50% compared to that of initial value at the typical lamp current on condition of continuous operating at  $25 \pm 2^{\circ}$ C.

Typical life time shall be defined that remained rate maintains over 50% of total amount at the life test.

Do not attach a conductive tape to lamp connecting wire.
If the lamp wire attach to a conducting tape, TFT-LCD Module has a low luminance and the inverter has abnormal action. Because leakage current is occurred between lamp wire and conducting tape.




FIG. 3
Mosaic pattern
for power consumption measurement

8 / 28



### **Product Specification**

### 3-2. Interface Connections

Ver 1.0

Interface chip must be used LVDS, part No. DS90CF383MTD(Transmitter) made by Nation Semiconductor. Or used the compatible interface chips(TI:SN75LVDS83, Thine).

This LCD employs seven interface connections, a 30-pin connector is used for the module electronics interface. Six 2-pin connectors are used for the integral back-light system.

The electronics interface connector is a model 55177-3091 manufactured by MOLEX. The pin configuration for the connector is shown in the table 3.

Table 3. MODULE CONNECTOR PIN CONFIGURATION(LVDS)

Pin	Symbol	Description
1	Vcc	Supply voltage for LCD module
2	Vcc	Supply voltage for LCD module
3	Vcc	Supply voltage for LCD module
4	Vcc	Supply voltage for LCD module
5	GND	Ground
6	GND	Ground
7	SROM	Minus signal of even channel 0 (LVDS)
8	SR0P	Plus signal of even channel 0 (LVDS)
9	SR1M	Minus signal of even channel 1 (LVDS)
10	SR1P	Plus signal of even channel 1 (LVDS)
11	SR2M	Minus signal of even channel 2 (LVDS)
12	SR2P	Plus signal of even channel 2 (LVDS) Second data
13	SCLKINM	Minus signal of even clock channel (LVDS)
14	SCLKINP	Plus signal of even clock channel (LVDS)
15	SR3M	Minus signal of even channel 3 (LVDS)
16	SR3P	Plus signal of even channel 3 (LVDS)
17	GND	Ground
18	GND	Ground
19	FR0M	Minus signal of odd channel 0 (LVDS)
20	FR0P	Plus signal of odd channel 0 (LVDS)
21	FR1M	Minus signal of odd channel 1 (LVDS)
22	FR1P	Plus signal of odd channel 1 (LVDS)
23	FR2M	Minus signal of odd channel 2 (LVDS) First data
24	FR2P	Plus signal of odd channel 2 (LVDS)
25	FCLKINM	Minus signal of odd clock channel (LVDS)
26	FCLKINP	Plus signal of odd clock channel (LVDS)
27	FR3M	Minus signal of odd channel 3 (LVDS)
28	FR3P	Plus signal of odd channel 3 (LVDS)
29	GND	Ground
30	GND	Ground
Connect	or pin arrangement	30 30 1
	·	30 30 1
P/N, Mak	vor :	
	er: 091, Molex	
2011120	oot, Work	

OCT.24, 2003



The backlight interface connector is a model BHSR-02VS-1, manufactured by JST. The mating connector part number is SM02B-BHS-1 or equivalent.

The pin configuration for the connector is shown in the table 4.

Table 4. BACKLIGHT CONNECTOR PIN CONFIGURATION

No.	Pin	Symbol	Description	Notes
ONO 2 4 5 6 7	. 1	HV	Power supply for lamp (High voltage side)	1
CN2,3,4,5,6,7	2	LV	Power supply for lamp (Low voltage side)	2

Note: 1. The high voltage side terminal is colored Pink & Blue & White.

2. The low voltage side terminal is all Gray

The below is block diagram for pin configuration of lamp connector.




FIG. 4 Lamp Block diagram

Ver 1.0 OCT.24, 2003 9/28
---------------------------



### 3-3. Signal Timing Specifications

This is the signal timing required at the input of the LVDS Transmitter. All of the interface signal timing should be satisfied with the following specifications for it's proper operation.

Table 6. TIMING TABLE

	ITEM	SYMBOL	MIN	TYP	MAX	UNIT	NOTES
Della	Period	t <sub>CLK</sub>	23.65	18.52	14.82	пѕ	
Dclk	Frequency	_	42.3	54.0	67.5	MHz	Dclk: 84.6~ 135MHz
	Period	t <sub>HP</sub>	664	844	1024	4	
Hsync	Width	t <sub>WH</sub>	8	56	-	t <sub>CLK</sub>	
	Frequency	f <sub>h</sub>	50.10	63.98	79.95	KHz	
	Period	t <sub>VP</sub>	1034	1066	1098	t <sub>HP</sub>	Note1)
Vsync	Frequency	f <sub>V</sub>	47	60	75	Hz	Note1)
	Width	t <sub>wv</sub>	2	3	-	t <sub>HP</sub>	
	Horizontal Valid	t <sub>HV</sub>	640	640	640		
	Horizontal Back Porch	t <sub>HBP</sub>	8	124	_		
	Horizontal Front Porch	t <sub>HFP</sub>	8	24	-	t <sub>CLK</sub>	
DE (Data	Horizontal Blank		24	-	t <sub>HP</sub> - t <sub>HV</sub>		
(Data Enable)	Vertical Valid	t <sub>W</sub>	1024	1024	1024		
	Vertical Back Porch	t <sub>VBP</sub>	1	38	-		
	Vertical Front Porch	t <sub>VFP</sub>	1	1	_	t <sub>HP</sub>	
	Vertical Blank		10	_	t <sub>VP</sub> – t <sub>VV</sub>		

Notes: "No Variation of Hsync(DE) input is required for normal operation .
"Input data shall be latched at the falling edge of DCLK.


- -. Please refer transmitter data sheets for the detail timing condition (required setup, hold time and etc.) between video processor and LVDS transmitter.
- -. Horizontal sync shall be active high.
- -. Vertical sync shall be active high.
- -. Data enable shall be active high.

Note1): The performance of the electro-optical characteristics are may be influenced by variance of the vertical refresh rate

Ver 1.0			l, 2003		10 / 28	



## 3-4. Signal Timing Waveforms





### 3-5. Color Input Data Reference

The brightness of each primary color(red,green and blue) is based on the 8-bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

Table 7. COLOR DATA REFERENCE

											In	put	Co	olor	Da	ata									
	Color		00		R	ed			^-		<b>.</b>		Gre	een	ì		~-	l			Bi	ue			
		${f -}$	SB	DE	D4	Da	lp2	_	\$B	┿	SB	0.5		00			SB	—	SB	<u>Б</u> .				_	SB
<del></del>	T <sub>Dtt</sub>	1									_	_	${}^{\dagger}$	1	-	_	$\vdash$	$\vdash$		-	$\vdash$	$\vdash$		<del>                                     </del>	B0
Basic Color	Black Red (255) Green (255) Blue (255) Cyan Magenta Yellow White	0 1 0 0 1 1	0 1 0 0 1 1	0 1 0 0 1 1 1	0 1 0 0 1 1 1	0 1 0 0 1 1 1	0 1 0 0 1 1 1	0 1 0 0 0 1 1	0 1 0 0 1 1	0 1 0 1 0 1 1	0 1 0 1 0 1 1	0 1 0 1 0 1 1	0 1 0 1 0 1	0 1 0 1 0 1 1	0 1 0 1 0 1	0 1 0 1 0 1	0 1 0 1 0 1 1	0 0 1 1 1 0	0 0 1 1 1 0 1	0 0 1 1 0 1	0 0 1 1 0 1	0 0 1 1 0 1	0 0 1 1 1 0 1	0 0 1 1 1 0	0 0 1 1 1 0
Red	Red(000) Dark Red(001) Red(002) Red(253) Red(254) Red(255) Bright	0 0 - - 1 1	0 0 - 1 1	00011111	0 0 - 1 1	0 0 - 1 1	0 0 - 1 1	0 1 - 0 1 1	0 1 0 - 1 0 1	0 0 - - 0 0	000 - 1000	000   1000	000-1000	0 0 0 - + 0 0 0	000 000	000 - 1000	000 000	000-1000	00011000	00011000	000 - 1000	00011000	000-1000	0 0 0 - 0 0	0001-000
Green	Green(000) Dark Green(001) Green(002)  Green(253) Green(254) Green(255) Bright	00011000	00011000	00011000	00011000	00011000	00011000	00011000	00011000	000-111	000-111	000 - 111	000111	0 0 - 1 1	0 0 0 - 1 1 1	0 0 1 - 0 1 1	010-101	00011000	00011000	00011000	00011000	00011000	000   1000	00011000	000   1000
Blue	Blue(000) Dark Blue(001) Blue(002) Blue(253) Blue(254) Blue(255) Bright	000   000	0 0 0 - 0 0	0 0 - 0 0	000 - 000	000 000	00011000	00011000	00011000	00011000	000   1000	000000	000 000	000 - 1000	000 - 000	000000	000000	000111	0 0 0 - 1 1	0 0 - 1 1	0 0 - - 1 1	0 0 - - 1 1	0 0 - 1 1	0 1 - 0 1	0 1 0 - 1 0 1

### 3-6. Power Sequence




Table 8. POWER SEQUENCE

Parameter		F # (L			
Parameter	Min.	Тур.	Max.	Units	
T 1	— —	_	10	ms	
T 2	0.01	_	50	ms	
T 3	200	_	_	ms	
T 4	200	_	_	ms	
T 5	0.01	_	50	ms	
Т6	_	_	10	ms	
Т7	1	_	_	s	

Notes: 1. Please avoid floating state of interface signal at invalid period.

- When the interface signal is invalid, be sure to pull down the power supply for LCD V<sub>CC</sub> to 0V.
   Invalid signal with Vcc for a long period of time, causes permanent damage to LCD panel.
- 3. Lamp power must be turn on after power supply for LCD and interface signals are valid.



### 4. Optical Specifications

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 30 minutes in a dark environment at 25 °C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of  $\Phi$  and  $\theta$  equal to 0 °.

FIG. 1 presents additional information concerning the measurement equipment and method.




Table 9. OPTICAL CHARACTERISTICS (Ta=25 °C,  $V_{CC}$ =12.0V,  $f_V$ =60Hz, Dclk=54MHz,  $I_{BL}$ =7mArms)

Parameter	Symbol		Values		11-24-	NI_1_
Parameter	Symbol	Min.	Тур.	Max.	Units	Notes
Contrast Ratio	CR	250	400	-		1
Surface Luminance, white	L <sub>wH</sub>	200	250		cd/m²	2
Luminance Variation(5point)	δ <sub>WHITE</sub>	_		1.3		3
Response Time Rise Time Decay Time	Tr Tr <sub>R</sub> Tr <sub>D</sub>	- -	15 15	25 25	ms	4
CIE Color Coordinates Red Green Blue White	XR YR XG YG XB YB XW YW	Typ + 0.03	0.637 0.340 0.297 0.610 0.146 0.071 0.313 0.329	Typ + 0.03		
Viewing Angle x axis, right(φ=0°) x axis, left (φ=180°) y axis, up (φ=90°) y axis, down (φ=270°)	θ x θ x θ y θ y	+60 -60 +60 -60	+ 85 - 85 + 85 - 85	- - - -	degree	5
Flicker		-		-20	dB	6

Ver 1.0 OCT.24, 2003 14
-------------------------




#### Notes:

1. Contrast ratio(CR) is defined mathematically as:

- Surface luminance is the center point across the LCD surface 50cm from the surface with all
  pixels displaying white under the condition of lbl = 7mArms. For more information see FIG 6.
- 3. The variation in surface luminance ,  $\delta$  white is determined by measuring  $L_{ON}$  at each test position 1 through 5, and then dividing the maximum  $L_{ON}$  of 5 points luminance by minimum  $L_{ON}$  of 5 points luminance. For more information see FIG 2.

 $\delta$  white = Maximum( $L_{ON1}, L_{ON2}, \dots, L_{ON5}$ ) ÷ Minimum( $L_{ON1}, L_{ON2}, \dots, L_{ON5}$ )

#### FIG. 6 Luminance






4. Response time is the time required for the display to transition from white to black(Rise Time, Tr<sub>R</sub>) and from black to white(Decay Time, Tr<sub>D</sub>). For additional information see [ Figure 9 ]. The sampling rate is 2,500 sample/sec.

### FIG. 8 Response Time

The response time is defined as the following figure and shall be measured by switching the input signal for "black" and "white".




Ver 1.0 OCT.24, 2003 16 / 28



5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see Figure 9.

FIG. 9 Viewing angle



6. Flicker shall be measured at the center location.

Test pattern: pixel pattern
Background RGB gray ( 0, 0, 0)
Foreground RGB gray ( 127, 127, 127)




FIG. 10 Flicker



## 7. Gray scale specification

Gravil avai		Luminance (%)	
Gray Level	Min.	Тур.	Max.
L O	_	0.25	0.57
L 31	_	0.77	1.82
L 63	1.61	4.5	7.40
L 95	5.43	11.3	17.1
L 127	10.4	20.2	30.0
L 159	18.1	32.4	46.6
L 191	30.8	49.1	67.5
L 223	50.1	69.8	89.5
L 255	_	100	_



### 5. Mechanical Characteristics

The contents provide general mechanical characteristics for the model LM181E06-D4. In addition, the figures in the next page are detailed mechanical drawing of the LCD.

	Horizontal	389.0, +0.4 / -0.5 mm			
Outside dimensions	Vertical	317.2, +0.4 / -0.5 mm			
	Depth	27.0, ± 0.5 mm			
Bezel area	Horizontal	366.0 ± 0.5 mm			
	Vertical	294.2 $\pm$ 0.5 mm			
Active display area	Horizontal	359.040 mm			
Active display area	Vertical	287.232 mm			
Weight (approximate)	3,100g (Typ.), 3,255 (Max.)  Hard coating (3H)  Anti-glare treatment of the front polarizer  Haze (25%)				
Surface Treatment					



## 6. Reliability

### Environment test condition


No.	Test Item	Conditions
1	High temperature storage test	Ta= 60°C 240hour
2	Low temperature storage test	Ta= -20°C 240hour
3	High temperature operation test	Ta= 50°C 60%RH 240hour
4	Low temperature operation test	Ta= 0°C 240hour
5	Vibration test (non-operating)	Waveform : Random Vibration level : 1.0G RMS Bandwidth : 10 ~ 500Hz Duration : X,Y,Z 20min One time each direction
6	Shock test (non-operating)	Shock level : 120G Waveform: half sine wave, 2ms Direction : ±X, ±Y, ±Z One time each direction
7	Altitude storage / shipment	0 - 40,000 feet(12,192m)

## { Result Evaluation Criteria }

There should be no change which might affect the practical display function when the display quality test is conducted under normal operating condition.




<FRONT VIEW>





<REAR VIEW>





#### 7. International Standards

### 7-1. Safety

a) UL 60950, Third Edition, Underwriters Laboratories, Inc., Dated Dec. 11, 2000.

Standard for Safety of Information Technology Equipment, Including Electrical Business Equipment.

b) CAN/CSA C22.2, No. 60950, Third Edition, Canadian Standards Association, Dec. 1, 2000.

Standard for Safety of Information Technology Equipment, Including Electrical Business Equipment.

c) EN 60950 : 2000, Third Edition

IEC 60950: 1999, Third Edition

European Committee for Electrotechnical Standardization(CENELEC)

EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.

#### 7-2. EMC

- a) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHZ to 40GHz." American National Standards Institute(ANSI), 1992
- b) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special Committee on Radio Interference (Standards apply by CISPR22 class B).
- c) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization (CENELEC), 1988



## 8. Packing

## 8-1. Designation of Lot Mark

a) Lot Mark

Α	В	С	D	E	F	G	Н	J	к	Ł	М
					L	LI					

A,B,C : Inch D : Year

E : Month

F : Panel Code

G : Factory Code H : Assembly Code I,J,K,L,M : Serial No

### Note

### 1. Year

	Year	4	-	- 1	1	-	2002	2003	2004	2005	2006	2007
1	Mark	,	,	-	-	-	2	3	4	5	6	7

### 2. Month

Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Mark	1	2	3	4	5	6	7	8	9	Α	В	С

### 3. Panel Code

Panel Code	P1 Factory	P2 Factory	P3 Factory	P4 Factory	P5 Factory	Hydis Panel
Mark	1	2	3	4	5	Н

### 4. Factory Code

Factory Code	LPL Gumi	LPL Nanjing
Mark	κ	C

### 5. Serial No

Serial No.	1 ~ 99,999	100,000 ~			
Mark	00001 ~ 99999	A0001 ~ A9999,, Z9999			



b) Location of Lot Mark

Serial NO. is printed on the label. The label is attached to the backside of the LCD module. This is subject to change without prior notice.

## 8-2. Packing Form

a) Package quantity in one box: 5 pcs

b) Box Size : 530mm  $\times$  307mm  $\times$  453mm



#### 9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

#### 9-1. MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners.
- (2) You should consider the mounting structure so that uneven force(ex. Twisted stress) is not applied to the module.
  - And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth.(Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

#### 9-2. OPERATING PRECAUTIONS

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (2) Response time depends on the temperature.(In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it becomes lower.)

  And in lower temperature, response time(required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.



#### 9-3. ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

### 9-4. PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

#### 9-5. STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object.
  It is recommended that they be stored in the container in which they were shipped.

### 9-6. HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) The protection film is attached to the bezel with a small masking tape.
  When the protection film is peeled off, static electricity is generated between the film and polarizer.
  This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel surface or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.



## APPENDIX 1. REQUIRED SIGNAL ASSIGNMENT FOR FlatLink(TI:SN75LVDS83) Transmitter

Pin #	Pin Name	Require Signal	Pin#	Pin Name	Require Signal
1	vcc .	Power Supply for TTL Input	29	GND	Ground pin for TTL
2	D5	TTL Input (R7)	30	D26	TTL Input (DE)
3	D6	TTL Input (R5)	31	T <sub>X</sub> CLKIN	TTL Level clock input
4	D7	TTL Input (G0)	32	PWR DWN	Power Down Input
5	GND	Ground pin for TTL	33	PLL GND	Ground pin for PLL
6	D8	TTL Input (G1)	34	PLL VCC	Power Supply for PLL
7	D9	TTL Input (G2)	35	PLL GND	Ground pin for PLL.
8	D10	TTL Input (G6)	36	LVD\$ GND	Ground pin for LVDS
9	vcc	Power Supply for TTL Input	37	TxQUT3+	Positive LVDS differential data output 3
10	D11	TTL Input (G7)	38	TxOUT3-	Negative LVDS differential data output 3
11	D12	TTL Input (G3)	39	T <sub>X</sub> CLKOUT+	Positive LVDS differential clock output
12	D13	TTL Input (G4)	40	T <sub>X</sub> CLKOUT -	Negative LVDS differential clock output
13	GND	Ground pin for TTL	41	T <sub>X</sub> OUT2+	Positive LVDS differential data output 2
14	D14	TTL Input (G5)	42	T <sub>X</sub> OUT2	Negative LVDS differential data output 2
15	D15	TTL Input (B0)	43	LVDS GND	Ground pin for LVDS
16	D16	TTL Input (B6)	44	LVDS VCC	Power Supply for LVDS
17	vcc	Power Supply for TTL Input	45	T <sub>X</sub> OUT1+	Positive LVDS differential data output 1
18	D17	TTL Input (B7)	46	T <sub>X</sub> OUT1	Negative LVDS differential data output 1
19	D18	TTL Input (B1)	47	T <sub>X</sub> OUT0+	Positive LVDS differential data output 0
20	D19	TTL Input (B2)	48	T <sub>X</sub> OUT0 –	Negative LVDS differential data output 0
21	GND	Ground pin for TTL Input	49	LVDS GND	Ground pin for LVDS
22	D20	TTL Input (B3)	50	D27	TTL Input (R6)
23	D21	TTL Input (B4)	51	D0	TTL Input (R0)
24	D22	TTL Input (B5)	52	D1	TTL Input (R1)
25	D23	TTL Input (RSVD)	53	GND	Ground pin for TTL
26	VCC	Power Supply for TTL Input	54	D2	TTL Input (R2)
27	D24	TTL Input (HSYNC)	55	D3	TTL Input (R3)
28	D25	TTL Input (VSYNC)	56	D4	TTL Input (R4)

Notes: Refer to LVDS Transmitter Data Sheet for detail descriptions.

- 1	1 (4.1	TO STATE OF THE PARTY OF THE PA	<ul> <li>(4) (1) (4) (4) (4) (4) (4) (4) (4) (4)</li> </ul>		7 10 10 10 10 10 10
- 1				l .	The second secon
- 1	M 4 A		OOT 04 AAAA	}	00 / 00
- 1	Ver 1.0	N. S. D. S.	OCT.24, 2003	l t	28 / 28
- 1	101 110	41 1 42 4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4			