

Fig. 4 Block diagram




Fig. 5 Power supply

**TIMING CHARACTERISTICS**

Item	Symbol	Min.	Typ.	Max.	Unit
Clock frequency	$f_{CL2}$	—	—	540	kHz (Note 1)
Clock pulse width (High level)	$t_{CWH}$	120	—	—	ns
Clock pulse width (Low level)	$t_{CWL}$	120	—	—	ns
Clock set up time	$t_{CSU}$	100	—	—	ns
Data set up time	$t_{SU}$	100	—	—	ns
FLM set up time	$t_{FSU}$	300	—	—	ns
FLM hold time	$t_{FH}$	100	—	—	ns
Data hold time	$t_{DH}$	100	—	—	ns

Notes 1. Optimum frequency for the highest contrast depends on the type of module.  
2. In adjusting FLM frequency, avoid setting it around the commercial frequency (50 Hz  $\pm$  2 Hz or 60 Hz  $\pm$  2 Hz) to prevent LCD flicker.

