

Spec. No. : C513J3 Issued Date : 2007.12.19 Revised Date : 2019.04.30 Page No. : 1/12


Three Terminal 1.5A Adjustable Output Positive Voltage Regulators

LM317J3

The LM317J3 is an adjustable 3–terminal positive voltage regulator capable of supplying in excess of 1.5A over an output voltage range of 1.3 V to 37 V. This voltage regulator is exceptionally easy to use and requires only two external resistors to set the output voltage. Further, it employs internal current limiting, thermal shutdown and safe area compensation, making it essentially blow–out proof.

The LM317J3 serves a wide variety of applications including local, on-card regulation. This device can also be used to make a programmable output regulator, or by connecting a fixed resistor between the adjustment and output, the LM317J3 can be used as a precision current regulator.

- Output current up to 1.5 A
- Output voltage adjustable between 1.3 V and 37 V
- Internal over temperature protection
- Internal short circuit protection
- Safe–area compensation for output transistor
- Pb-free lead plating and halogen-free package




Ordering Information

Device	Package	Shipping	
LM317J3-0-T3-G	TO-252 (Pb-free lead plating package)	2500 pcs / Tape & Reel	
	Environment friendly grade : S for RoHS compliant produ green compound products Packing spec, T3 : 2500 pcs / tape & reel, 13" reel Product rank, zero for no rank products Product name	cts, G for RoHS compliant and	



Package Information



Pin	Function
1	ADJ
2	OUTPUT
3	INPUT

Maximum Ratings (Ta=25°C)

Parameter	Symbol	Ratings	Unit
Input-Output Voltage Differential	VI-Vo	40	V
Power Dissipation	PD	Internally Limited	W
Operating Junction Temperature Range	Topr	-40 ~ +125	°C
Storage Temperature Range	Tstg	-65 ~ +150	°C

Electrical Characteristics

(TJ=0 to 125°C, VI-Vo=5V, Io=0.5A, IMAX=1.5A, PMAX=20W, unless otherwise noted)


Characteristics	Symbol	Conditions	Min	Тур	Max	Unit		
	$\Delta VO(line)$	TA=25°C,3.0V≤VI-V	-	0.01	0.04	%/V		
Line Regulation(Note 1)		Ta=0~125°C,3.0V≤	-	0.02	0.07			
Load Regulation(Note 1)	$\Delta VO(load)$	Ta=25°C	Vo≤6V	-	18	25	mV	
		10mA≤Io≤Imax	Vo≥5V	-	0.4	0.5	%/Vo	
		10mA≤Io≤Imax	Vo≤5V	-	40	70	mV	
			Vo≥6V	-	0.8	1.5	%/Vo	
Adjust Pin Current	IAdj			-	46	100	μA	
Adjust Pin Current Change	$\Delta \mathrm{I}$ Adj	2.5V≤V1-V0≤40V,10 Pd≤Pmax	-	0.2	5.0	μΑ		
Reference Voltage	Vref	3.0V≤V1-V0≤40V,101 PD≤Pmax	1.2	1.25	1.3	V		
Temperature Stability	Ts	0≤Tj≤125°C	-	0.7	-	%/Vo		
Minimum Load Current to maintain Regulation	ILmin	VI-Vo=40V	-	3.5	10	mA		
Maximum Output Current	Imax	VI-VO≤15V,PD≤PMAX	1.5	2.2	-	А		
_		VI-Vo≤15V,Pd≤Pmax,Ta=25℃		0.15	0.4	-		
RMS Noise vs % of Vout	eN	Ta=25°C,10Hz≤f≤10I	-	0.003	0.01	%/Vo		
Ripple Rejection(Note 2)	RR	Vo=10V,f=120Hz		-	60	-	đ۴	
		Vo=10V,f=120Hz, CAdj=10µF		66	75	-	dB	
Long-Term Stability(Note 3)	ST	Ta=25°C, 1000Hrs	-	0.3	1.0	%		
Junction to Case Thermal Resistance	Rөjc	-	-	5	-	°C/W		




Typical Characteristics

Spec. No. : C513J3 Issued Date : 2007.12.19 Revised Date : 2019.04.30 Page No. : 3/12


- Notes:1.Load and line regulation are specified at constant junction temperature. Changes in VO due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.
 - 2.CAdj, when used, is connected between the adjustment pin and ground.
 - 3. Since long-term stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.
 - 4.Power dissipation within an IC voltage regulator produces a temperature gradient on the die, affecting individual IC components on the die. These effects can be minimized by proper integrated circuit design and layout techniques. Thermal regulation is the effect of these temperature gradients on the output voltage and is expressed in percentage of output change per watt of power change in a specified time.



Reference Voltage vs Temperature





Adjustment Current vs Temperature







Spec. No. : C513J3 Issued Date : 2007.12.19 Revised Date : 2019.04.30 Page No. : 4/12














CYStech Electronics Corp.

Spec. No. : C513J3 Issued Date : 2007.12.19 Revised Date : 2019.04.30 Page No. : 6/12



Application Information


Basic Circuit Operation

The LM317 is a 3-terminal floating regulator. In operation, the LM317 develops and maintains a nominal 1.25V reference (Vref) between its output and adjustment terminals. This reference voltage is converted to a programming current (Iprog) by R1(see Fig 5), and this constant current flows through R2 to ground. The regulated output voltage is given by:

Vout=Vref $(1+R_2/R_1)+I_{Adj}R_2$

Since the current from the adjustment terminal (IAdj) represents an error term in the equation, the LM317 was designed to control IAdj to less than 100 μ A and keep it constant. To do this, all quiescent operating current is returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will rise.

Since the LM317 is a floating regulator, it is only the voltage differential across the circuit which is important to performance, and operation at high voltages with respect to ground is possible.





Load Regulation

The LM317 is capable of providing extremely good load regulation, but a few precautions are needed to obtain maximum performance. For best performance, the programming resistor (R1) should be connected as close to the regulator as possible to minimize line drops which effectively appear in series with the reference, thereby degrading regulation. The ground end of R2 can be returned near the load ground to provide remote ground sensing and improve load regulation.

External Capacitors


A 0.1μ F disc or 1.0μ F tantalum input bypass capacitor (Cin) is recommended to reduce the sensitivity to input line impedance.

The adjustment terminal may be bypassed to ground to improve ripple rejection. This capacitor (C_{Adj}) prevents ripple from being amplified as the output voltage is increased. A 10µF capacitor should improve ripple rejection about 15 dB at 120 Hz in a 10V application.

Although the LM317 is stable with no output capacitance, like any feedback circuit, certain values of external capacitance can cause excessive ringing. An output capacitance (Co) in the form of a 1.0μ F tantalum or 25μ F aluminum electrolytic capacitor on the output swamps this effect and insures stability.

Protection Diodes


When external capacitors are used with any IC regulator, it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator. Fig 6 shows the LM317 with the recommended protection diodes for output voltages in excess of 25V or high capacitance values (Co>25 μ F,CAdj>10 μ F). Diode D1 prevents Co from discharging thru the IC during an input short circuit. Diode D2 protects against capacitor CAdj discharging through the IC during an output short circuit. The combination of diodes D1 and D2 prevents CAdj from discharging through the IC during an input short circuit.






Spec. No. : C513J3 Issued Date : 2007.12.19 Revised Date : 2019.04.30 Page No. : 8/12

Application Circuits









CYStech Electronics Corp.

Spec. No. : C513J3 Issued Date : 2007.12.19 Revised Date : 2019.04.30 Page No. : 9/12









Spec. No. : C513J3 Issued Date : 2007.12.19 Revised Date : 2019.04.30 Page No. : 10/12

Reel Dimension



Carrier Tape Dimension






Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow




Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly	
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.	
Preheat			
-Temperature Min(Ts min)	100°C	150°C	
-Temperature Max(Ts max)	150°C	200°C	
-Time(ts min to ts max)	60-120 seconds	60-180 seconds	
Time maintained above:			
–Temperature (TL)	183°C	217°C	
− Time (t∟)	60-150 seconds	60-150 seconds	
Peak Temperature(T _P)	240 +0/-5 °C	260 +0/-5 °C	
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds	
Ramp down rate	6°C/second max.	6°C/second max.	
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.	

Note : All temperatures refer to topside of the package, measured on the package body surface.



Spec. No. : C513J3 Issued Date : 2007.12.19 Revised Date : 2019.04.30 Page No. : 12/12

TO-252(DPAK) Dimension



3-Lead TO-252(DPAK) Plastic Surface Mount Package CYStek Package Code: J3 Style: Pin 1.Vin 2.Ground 3.Vout 4.Ground

DIM	Inches		Millim	neters	ters DIM		nes	Millim	neters
DIIVI	Min.	Max.	Min.	Max.	DIN	Min.	Max.	Min.	Max.
Α	0.087	0.094	2.200	2.400	е	0.086	0.094	2.186	2.386
A1	0.000	0.005	0.000	0.127	e1	0.172	0.188	4.372	4.772
В	0.039	0.048	0.990	1.210	H	0.163 REF		4.140 REF	
b	0.026	0.034	0.660	0.860	K	0.190 REF		4.830 REF	
b1	0.026	0.034	0.660	0.860	L	0.386	0.409	9.800	10.400
С	0.018	0.023	0.460	0.580	L1	0.114 REF		2.900 REF	
C1	0.018	0.023	0.460	0.580	L2	0.055	0.067	1.400	1.700
D	0.256	0.264	6.500	6.700	L3	0.024	0.039	0.600	1.000
D1	0.201	0.215	5.100	5.460	Р	0.026 REF		0.650 REF	
E	0.236	0.244	6.000	6.200	V	0.211 REF		5.350	REF

Notes: 1.Controlling dimension: millimeters.

2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material. 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

• Lead : Pure tin plated.

• Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

• All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.

• CYStek reserves the right to make changes to its products without notice.

• CYStek semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.

• CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.