

LM3424

Constant Current N-Channel Controller with Thermal Foldback for Driving LEDs

General Description

The LM3424 is a versatile high voltage N-channel MosFET controller for LED drivers . It can be easily configured in buck, boost, buck-boost and SEPIC topologies. In addition, the LM3424 includes a thermal foldback feature for temperature management of the LEDs. This flexibility, along with an input voltage rating of 75V, makes the LM3424 ideal for illuminating LEDs in a very diverse, large family of applications.

Adjustable high-side current sense voltage allows for tight regulation of the LED current with the highest efficiency possible. The LM3424 uses standard peak current-mode control providing inherent input voltage feed-forward compensation for better noise immunity. It is designed to provide accurate thermal foldback with a programmable foldback breakpoint and slope. In addition, a 2.45V reference is provided.

The LM3424 includes a high-voltage startup regulator that operates over a wide input range of 4.5V to 75V. The internal PWM controller is designed for adjustable switching frequencies of up to 2.0 MHz and external synchronization is possible. The controller is capable of high speed PWM dimming and analog dimming. Additional features include slope compensation, softstart, over-voltage and under-voltage lock-out, cycle-by-cycle current limit, and thermal shutdown.


Features


- V_{IN} range from 4.5V to 75V
- High-side adjustable current sense
- 2Ω, 1A Peak MosFET gate driver
- Input under-voltage and output over-voltage protection
- PWM and analog dimming
- Cycle-by-cycle current limit
- Programmable slope compensation
- Programmable, synchronizable switching frequency
- Programmable thermal foldback
- Programmable softstart
- Precision voltage reference
- Low power shutdown and thermal shutdown

Applications

- LED Drivers Buck, Boost, Buck-Boost, and SEPIC
- Indoor and Outdoor Area SSL
- Automotive
- General Illumination
- Constant-Current Regulators


Typical Application Circuit







aSh**€onnection Diagram**



Ordering Information

Order Number	Spec.	Package Type	NSC Package Drawing	Supplied As
LM3424MH	NOPB	TSSOP-20 EP	MXA20A	73 Units, Rail
LM3424MHX	NOPB	TSSOP-20 EP	MXA20A	2500 Units, Tape and Reel

Pin Descriptions

Pin	Name	Description Application Information		
1	V _{IN}	Input Voltage	Bypass with 100 nF capacitor to GND as close to the device as possible.	
2	EN	Enable	Connect to > 2.4V to enable the device or to < 0.8V for low power shutdown.	
3	COMP	Compensation	Connect a capacitor to GND to compensate control loop.	
4	CSH	Current Sense High	Connect a resistor to GND to set the signal current. Can also be used to analog dim as explained in the <i>Thermal Foldback / Analog Dimming</i> section.	
5	RT	Resistor Timing	Connect a resistor to GND to set the switching frequency. Can also be used to synchronize external clock as explained in the <i>Switching Frequency</i> section.	
6	nDIM	Dimming Input / Under-Voltage Protection	Connect a PWM signal for dimming as detailed in the <i>PWM Dimming</i> section and/or a resistor divider from V _{IN} to program input under-voltage lockout.	
7	SS	Soft-start	Connect a capacitor to GND to extend start-up time.	
8	TGAIN	Temp Foldback Gain	Connect a resistor to GND to set the foldback slope.	
9	TSENSE	Temp Sense Input	Connect a resistor/ thermistor divider from V _S to sense the temperature as explained in the <i>Thermal Foldback / Analog Dimming</i> section.	
10	TREF	Temp Foldback Reference	Connect a resistor divider from V _S to set the foldback reference voltage.	
11	V _s	Voltage Reference	2.45V reference for temperature foldback circuit and other external circuitry.	
12	OVP	Over-Voltage Protection	Connect a resistor divider from V _O to program output over-voltage lockout.	
13	DDRV	Dimming Gate Drive Output	Connect to gate of dimming MosFET.	
14	GND	Ground	Connect to DAP to provide proper system GND	
15	GATE	Main Gate Drive Output	Connect to gate of main switching MosFET.	
16	V _{cc}	Internal Regulator Output	Bypass with a 2.2 μF – 3.3 μF, ceramic capacitor to GND.	
17	IS	Main Switch Current Sense	Connect to the drain of the main N-channel MosFET switch for R _{DS-ON} sensing or to a sense resistor installed in the source of the same device.	
18	SLOPE	Slope Compensation	Connect a resistor to GND to set slope of additional ramp.	
19	HSN	LED Current Sense Negative	Connect through a series resistor to LED current sense resistor (negative).	
20	HSP	LED Current Sense Positive	Connect through a series resistor to LED current sense resistor (positive).	
DAP	DAP	Thermal pad on bottom of IC	Connect to GND. Refer to (Note 4) for thermal considerations.	

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V_{IN}, EN, nDIM -0.3V to 76.0V -1 mA continuous OVP. HSP. HSN -0.3V to 76.0V -100 µA continuous -0.3V to 76.0V IS -2V for 100 ns -1 mA continuous

 V_{CC} -0.3V to 8.0V

V_S, TREF, TSENSE, TGAIN,

COMP, CSH, RT, SLOPE, SS -0.3V to 6.0V -30 μA to +30 μA continuous

-0.3V to V_{CC} GATE, DDRV -2.5V for 100 ns V_{CC}+2.5V for 100 ns

-1 mA to +1 mA continuous

GND -0.3V to 0.3V -2.5V to 2.5V for 100 ns

Junction Temperature 150°C -65°C to +150°C Storage Temperature Range Maximum Lead Temperature 260°C

(Reflow and Solder)

Continuous Power Dissipation Internally Limited

ESD Susceptibility

Human Body Model 2 kV

Operating Conditions (Notes 1, 2)

Operating Junction

-40°C to +125°C Temperature Range Input Voltage VIN 4.5V to 75V

Electrical Characteristics (Note 2)

Specifications in standard type face are for $T_J = 25^{\circ}$ C and those with **boldface type** apply over the full **Operating Temperature** Range ($T_J = -40$ °C to +125°C). Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = +25$ °C, and are provided for reference purposes only. Unless otherwise stated the following condition applies: $V_{IN} = +14V$.

Symbol	Parameter	Conditions	Min (Note 7)	Typ (Note 8)	Max (Note 7)	Units
STARTUP REC	GULATOR (V _{CC})					
V _{CC-REG}	V _{CC} Regulation	I _{CC} = 0 mA	6.30	6.90	7.35	V
I _{CC-LIM}	V _{CC} Current Limit	V _{CC} = 0V	20	25		A
IQ	Quiescent Current	EN = 3.0V, Static		2.0	3.0	mA
I _{SD}	Shutdown Current	EN = 0V		0.1	1.0	μA
V _{CC-UVLO}	V _{CC} UVLO Threshold	V _{CC} Increasing		4.17	4.50	
		V _{CC} Decreasing	3.70	4.08		V
V _{CC-HYS}	V _{CC} UVLO Hysteresis			0.1		
ENABLE (EN)	•			!		
V _{EN-ST}	EN Startup Threshold	EN Increasing		1.75	2.40	
		EN decreasing	0.80	1.63		V
V _{EN-HYS}	EN Startup Hysteresis			0.1		
R _{EN}	EN Pull-down Resistance		0.45	0.82	1.30	МΩ
OVER-VOLTA	GE PROTECTION (OVP)					
V _{TH-OVP}	OVP OVLO Threshold	OVP Increasing	1.185	1.240	1.285	V
I _{HYS-OVP}	OVP Hysteresis Source Current	OVP Active (high)	13	20	27	μΑ
ERROR AMPL	IFIER					
V _{CSH}	CSH Reference Voltage	With Respect to GND	1.210	1.235	1.260	V
	Error Amplifier Input Bias Current		-0.6	0	0.6 µA	
	COMP Sink / Source Current		17	26	35	-
	Transconductance			100		μA/V
	Linear Input Range	(Note 9)		±125		mV
	Transconductance Bandwidth	-6dB Unloaded Response (Note 9)		1.0		MHz



Parameter	Conditions	Min (Note 7)	Typ (Note 8)	Max (Note 7)	Units
(RT)		•			
Switching Frequency	$R_T = 36 \text{ k}\Omega$	164	207	250	
	$R_T = 12 \text{ k}\Omega$	525	597	669	kHz
Sync Threshold			3.5		V
RATOR					
COMP to PWM Offset - No		750	000	1050	m\/
Slope Compensation		750	900	1050	mV
ENSATION (SLOPE)		-			
Slope Compensation	Additional COMP to PWM Offset -		85		mV
Amplitude	SLOPE sinking 100 μA		05		1110
		1	1		
Current Limit Threshold		215	245	275	mV
V _{LIM} Delay to Output			35	75	ne
Leading Edge Blanking Time		140	240	340	ns
ANSCONDUCTANCE AMPLIFI	ER				
Input Bias Current			10		μΑ
Transconductance		20			mA/V
Input Offset Current		-1.5	0	1.5	μΑ
Input Offset Voltage		-5	0	5	mV
Transconductance	I _{CSH} = 100 μA <i>(Note 9)</i>		F00		1411=
Bandwidth			500		kHz
(GATE)					
GATE Sourcing Resistance	GATE = High		2.0	6.0	
GATE Sinking Resistance	GATE = Low		1.3	4.5	Ω
AGE LOCKOUT and DIM INPU	T (nDIM)		•		
nDIM / UVLO Threshold		1.185	1.240	1.285	V
nDIM Hysteresis Current		13	20	27	μΑ
DDRV)					
	DDRV = High		13.5	30.0	
	-		3.5	10.0	Ω
				1010	
					ns
-	<u> </u>		333		
1			10		μA
	<u>L</u>	<u> </u>			μ, ,
1	I = 0A				
V _S voltage		2.40	2.45	2.50	V
TREE input bigs gurrent					
TREF Input bias current	···=		0.1		
TOENICE Input Bios Current					a)
13ENSE Input bias Current			0.1		
TCAIN Maximum Coursing	i				
	V _{TGAIN} = 2V	200	600		
	B = 10 V = 1 5V				μΑ
· ·			100		
, implinor bloabloa	$V_{TSENSE} = 0.3V$ $V_{TREF} = 1.5V$				
	· · · · · · · · · · · · · · · · · · ·		i	1	
	···		10		
	$V_{TSENSE} = 1.4V$ $V_{TREF} = 1.5V$		10		
	Switching Frequency Sync Threshold ATOR COMP to PWM Offset - No Slope Compensation ENSATION (SLOPE) Slope Compensation Amplitude IT (IS) Current Limit Threshold V _{LIM} Delay to Output Leading Edge Blanking Time ANSCONDUCTANCE AMPLIFI Input Bias Current Input Offset Current Input Offset Voltage Transconductance Bandwidth (GATE) GATE Sourcing Resistance GATE Sinking Resistance	RT) Switching Frequency R _T = 36 kΩ R _T = 12 kΩ Sync Threshold ATOR COMP to PWM Offset - No Slope Compensation ENSATION (SLOPE) Slope Compensation Amplitude AMDITURE Current Limit Threshold V _{LIM} Delay to Output Leading Edge Blanking Time ANSCONDUCTANCE AMPLIFIER Input Bias Current Input Offset Voltage Transconductance Input Offset Voltage Transconductance Bandwidth (GATE) GATE Sourcing Resistance GATE = High GATE Low AGE LOCKOUT and DIM INPUT (nDIM) nDIM / UVLO Threshold nDIM Hysteresis Current DDRV) DDRV Sourcing Resistance DDRV = High DDRV Sinking Resistance nDIM rising to DDRV falling SS) Soft-start current TTROL V _S Voltage I _{VS} = 0A I _{VS} = 1.5V V _{TSENSE} = 1.5V V _{TSENSE} = 1.5V V _{TSENSE} = 1.5V V _{TREF} = 1.5V	Parameter Conditions (Note 7)	$ \begin{array}{ c c c c } \hline \textbf{RRT} & \textbf{Conditions} & \textbf{(Note 8)} & \textbf{(Note 8)} \\ \hline \textbf{RT} \\ \hline \textbf{Switching Frequency} & \textbf{R}_T = 36 k\Omega & \textbf{164} & 207 \\ \hline \textbf{R}_T = 12 k\Omega & \textbf{525} & 597 \\ \hline \textbf{Sync Threshold} & \textbf{3.5} \\ \hline \textbf{ATOR} \\ \hline \textbf{COMP to PWM Offset - No Slope Compensation} & \textbf{Additional COMP to PWM Offset - SLOPE sinking 100 } \textbf{µA} \\ \hline \textbf{IT (IS)} \\ \hline \textbf{Current Limit Threshold} & \textbf{215} & 245 \\ \hline \textbf{V}_{LIM} \ \textbf{Delay to Output} & \textbf{35} \\ \hline \textbf{Leading Edge Blanking Time} & \textbf{140} & 240 \\ \hline \textbf{NNSCONDUCTANCE AMPLIFIER} & \textbf{10} \\ \hline \textbf{Input Difset Current} & \textbf{10} \\ \hline \textbf{Transconductance} & \textbf{20} \\ \hline \textbf{Input Offset Voltage} & -5 & 0 \\ \hline \textbf{Transconductance} & \textbf{I}_{CSH} = 100 \mu A \textbf{(Note 9)} \\ \hline \textbf{gARTE Sourcing Resistance} & \textbf{GATE = High} & \textbf{2.0} \\ \hline \textbf{GATE Sinking Resistance} & \textbf{GATE = Low} & \textbf{1.3} \\ \hline \textbf{GELOCKOUT and DIM INPUT (nDIM)} \\ \hline \textbf{nDIM / UVLO Threshold} & \textbf{1.185} & \textbf{1.240} \\ \hline \textbf{nDIM / UVLO Threshold} & \textbf{1.35} & \textbf{0} \\ \hline \textbf{DDRV Sourcing Resistance} & \textbf{DDRV = High} & \textbf{35} \\ \hline \textbf{SOft-start current} & \textbf{10} \\ \hline \textbf{TRSO} & \textbf{10} & \textbf{13.5} \\ \hline \textbf{DDRV Surking Resistance} & \textbf{DDRV = Low} & \textbf{3.5} \\ \hline \textbf{nDIM / insing to DDRV falling} & \textbf{360} \\ \hline \textbf{SS)} \\ \hline \textbf{Soft-start current} & \textbf{10} \\ \hline \textbf{TREF input bias current} & \textbf{10} \\ \hline \textbf{V}_{TSENSE} = 1.5V & \textbf{V}_{TSENSE} = 1.5V \\ \hline \textbf{V}_{TSENSE} = 1.5V & \textbf{V}_{TSENSE} = 1.5V \\ \hline \textbf{V}_{TSENSE} = 1.5V & \textbf{V}_{TSENSE} = 1.5V \\ \hline \textbf{V}_{TSENSE} = 1.5V & \textbf{V}_{TSENSE} = 1.5V \\ \hline \textbf{CUrrent With High-side} & \textbf{R}_{TGAIN} = \textbf{10} \\ \hline \textbf{V}_{TGAIN} = \textbf{20} & \textbf{000} \\ \hline \textbf{CSH Current with High-side} & \textbf{R}_{TGAIN} = \textbf{10} \\ \hline \textbf{V}_{TREF} = 1.5V & \textbf{0.1} \\ \hline \textbf{CSH Current with High-side} & \textbf{R}_{TGAIN} = \textbf{10} \\ \hline \textbf{V}_{TSENSE} = 1.5V & \textbf{0.1} \\ \hline \textbf{CSH Current with High-side} & \textbf{R}_{TGAIN} = \textbf{10} \\ \hline \textbf{V}_{TREF} = 1.5V & \textbf{0.1} \\ \hline \textbf{CSH Current with High-side} & \textbf{R}_{TGAIN} = \textbf{10} \\ \hline \textbf{V}_{TREF} = 1.5V & \textbf{0.1} \\ \hline \textbf{CSH Current with High-side} & \textbf{R}_{TGAIN} = \textbf{10} \\ \hline \textbf{V}_{TREF} = 1.5V & \textbf{0.1} \\ \hline \textbf{CSH Current with High-side} & \textbf{0.00} \\ \hline CSH Current with Hig$	Parameter Conditions (Note 7) (Note 8) (Note 7)

www Symbol eet4	J.com Parameter	Conditions	Min (Note 7)	Typ (Note 8)	Max (Note 7)	Units
THERMAL SHUT	DOWN					
T _{SD}	Thermal Shutdown Threshold	(Notes 3, 9)		165		°C
T _{HYS}	Thermal Shutdown Hysteresis	(Notes 3, 9)		25		C
THERMAL RESIS	STANCE					
θ_{JA}	Junction to Ambient	20L TSSOP EP (Note 4)		34		°C/W

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Operating Ratings is not implied. The recommended Operating Ratings indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

Note 2: All voltages are with respect to the potential at the GND pin, unless otherwise specified.

Note 3: Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T_J=165°C (typical) and disengages at T_{,=}140°C (typical).

Note 4: Junction-to-ambient thermal resistance is highly board-layout dependent. The numbers listed in the table are given for a reference layout wherein the 20L TSSOP EP package has its DAP pad populated with 9 vias. In applications where high maximum power dissipation exists, namely driving a large MosFET at high switching frequency from a high input voltage, special care must be paid to thermal dissipation issues during board design. In high-power dissipation applications, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature ($T_{J-MAX-OP} = 125^{\circ}$ C), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the package in the application (θ_{JA}), as given by the following equation: $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$. In most applications there is little need for the full power dissipation capability of this advanced package. Under these circumstances, no vias would be required and the thermal resistances would be 104 °C/W for the 20L TSSOP EP. It is possible to conservatively interpolate between the full via count thermal resistance and the no via count thermal resistance with a straight line to get a thermal resistance for any number of vias in between these two limits.

Note 5: Refer to National's packaging website for more detailed information and mounting techniques. http://www.national.com/analog/packaging/

Note 6: Human Body Model, applicable std. JESD22-A114-C.

Note 7: All limits guaranteed at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are 100% production tested. All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

Note 8: Typical numbers are at 25°C and represent the most likely norm.


Note 9: These electrical parameters are guaranteed by design, and are not verified by test.

Note 10: The measurements were made using the standard buck-boost evaluation board from AN-1967.


Note 11: The measurements were made using the standard boost evaluation board from AN-1969.

Typical Performance Characteristics T_A=+25°C and V_{IN} = 14V unless otherwise specified Sheet4U.com


Boost Efficiency vs. Input Voltage V_O = 32V (9 LEDs) (Note 11)




Buck-Boost Efficiency vs. Input Voltage V_O = 21V (6 LEDs) (Note 10)




Boost LED Current vs. Input Voltage $V_0 = 32V (9 LEDs)$ (*Note 11*)




Buck-Boost LED Current vs. Input Voltage V_O = 21V (6 LEDs) (Note 10)




Analog Dimming $V_0 = 21V (6 LEDs); V_{IN} = 24V (Note 10)$





PWM Dimming $V_O = 32V$ (9 LEDs); $V_{IN} = 24V$ (Note 11)





300857c0



















\mathbf{I}_{TF} vs. Junction Temperature







Ideal Thermal Foldback - Varied Slope \mathbf{R}_{REF1} = \mathbf{R}_{REF2} = 49.9 kW; $\mathbf{R}_{\text{NTC-BK}}$ = \mathbf{R}_{BIAS} = 43.2 kW



Ideal Thermal Foldback - Varied Breakpoint R_{REF1} = R_{REF2} = 49.9 k Ω ; R_{GAIN} = 10 k Ω



wBlock Diagram



Theory of Operation

The LM3424 is an N-channel MosFET (NFET) controller for buck, boost and buck-boost current regulators which are ideal for driving LED loads. The controller has wide input voltage range allowing for regulation of a variety of LED loads. The high-side differential current sense, with low adjustable threshold voltage, provides an excellent method for regulating output current while maintaining high system efficiency. The LM3424 uses peak current mode control providing good noise immunity and an inherent cycle-by-cycle current limit. The adjustable current sense threshold provides the capability to

amplitude (analog) dim the LED current and the thermal fold-back circuitry allows for precise temperature management of the LEDs. The output enable/disable function coupled with an internal dimming drive circuit provides high speed PWM dimming through the use of an external MosFET placed at the LED load. When designing, the maximum attainable LED current is not internally limited because the LM3424 is a controller. Instead it is a function of the system operating point, component choices, and switching frequency allowing the LM3424 to easily provide constant currents up to 5A. This simple controller contains all the features necessary to implement a high efficiency versatile LED driver.






FIGURE 1. Ideal CCM Regulator Inductor Current i₁ (t)

CURRENT REGULATORS

Current regulators can be designed to accomplish three basic functions: buck, boost, and buck-boost. All three topologies in their most basic form contain a main switching MosFET, a recirculating diode, an inductor and capacitors. The LM3424 is designed to drive a ground referenced NFET which is perfect for a standard boost regulator. Buck and buck-boost regulators, on the other hand, usually have a high-side switch. When driving an LED load, a ground referenced load is often not necessary, therefore a ground referenced switch can be used to drive all three basic topologies as shown in the Basic Topology Schematics section. Other topologies such as the SEPIC and flyback converter (both derivatives of the buck-boost) can be implemented as well.

Looking at the buck-boost design, the basic operation of a current regulator can be analyzed. During the time that the NFET (Q1) is turned on $(t_{\rm ON})$, the input voltage source stores energy in the inductor (L1) while the output capacitor (C_O) provides energy to the LED load. When Q1 is turned off $(t_{\rm OFF})$, the re-circulating diode (D1) becomes forward biased and L1 provides energy to both C_O and the LED load. Figure 1 shows the inductor current $(i_{\rm L}(t))$ waveform for a regulator operating in CCM.

The average output LED current (I_{LED}) is proportional to the average inductor current (I_{L}) , therefore if I_{L} is tightly controlled, I_{LED} will be well regulated. As the system changes input voltage or output voltage, the ideal duty cycle (D) is varied to regulate I_{L} and ultimately I_{LED} . For any current regulator, D is a function of the conversion ratio:

Buck

$$D = \frac{V_O}{V_{IN}}$$

Boost

$$D = \frac{V_O - V_{IN}}{V_O}$$

Buck-boost

$$D = \frac{V_O}{V_O + V_{IN}}$$

PEAK CURRENT MODE CONTROL

Peak current mode control is used by the LM3424 to regulate the average LED current through an array of HBLEDs. This method of control uses a series resistor in the LED path to sense LED current and can use either a series resistor in the MosFET path or the MosFET $R_{\rm DS\text{-}ON}$ for both cycle-by-cycle current limit and input voltage feed forward. The controller has a fixed switching frequency set by an internal programmable oscillator which means current mode instability can occur at duty cycles higher than 50%. To mitigate this standard problem, an aritifical ramp is added to the control signal internally. The slope of this ramp is programmable to allow for a wider range of component choices for a given design. A detailed explanation of this control method is presented in the following sections.

SWITCHING FREQUENCY

The switching frequency of the LM3424 is programmed using an external resistor (R_T) connected from the RT pin to GND as shown in *Figure 2*.

Alternatively, an external PWM signal can be applied to the RT pin through a filter (R_{FLT} and C_{FLT}) and an AC coupling capacitor (C_{AC}) to synchronize the part to an external clock as shown in *Figure 2*. If the external PWM signal is applied at a frequency higher than the base frequency set by the R_T resistor, the internal oscillator is bypassed and the switching frequency becomes the synchronized frequency. The external synchronization signal should have a pulse width of 100ns, an amplitude between 3V and 6V, and be AC coupled to the RT pin with a ceramic capacitor (C_{AC} = 100pF). A 10MHz RC filter (R_{FLT} = 150 Ω and C_{FLT} = 100 pF) should be placed between the PWM signal and C_{AC} to eliminate unwanted high frequency noise from coupling into the RT pin. The switching frequency is defined:

$$f_{SW} = \frac{1}{1.40e^{-10} \times R_T - 1.95e^{-8}}$$

See the Typical Performance Characteristics section for a plot of R_T vs. f_{SW} .

www.DataSheet4U.com




FIGURE 2. Timing Circuitry

AVERAGE LED CURRENT

To first understand how the LM3424 regulates LED current, the thermal foldback functionality will be ignored. Figure 3 shows the physical implementation of the LED current sense circuitry assuming the thermal foldback circuitry is a simple current source which, for now, will be set to zero $(I_{TF} = 0A)$. The LM3424 uses an external current sense resistor (R_{SNS}) placed in series with the LED load to convert the LED current $(\mbox{I}_{\rm LED})$ into a voltage $(\mbox{V}_{\rm SNS}).$ The HSP and HSN pins are the inputs to the high-side sense amplifier which are forced to be equal potential (V_{HSP}=V_{HSN}) through negative feedback. Because of this, the V_{SNS} voltage is forced across R_{HSP} which generates a current that is summed with the thermal foldback current (I_{TF}) to generate the signal current (I_{CSH}) which flows out of the CSH pin and through the R_{CSH} resistor. The error amplifier will regulate the CSH pin to 1.24V and assuming $I_{TF} = 0A$, I_{CSH} can be calculated:

$$I_{CSH} = \frac{V_{SNS}}{R_{HSP}}$$

This means V_{SNS} will be regulated as follows:

$$V_{SNS} = 1.24V \times \frac{R_{HSP}}{R_{CSH}}$$

 $\mathbf{I}_{\mathsf{LED}}$ can then be calculated:

$$I_{LED} = \frac{V_{SNS}}{R_{SNS}} = \frac{1.24V}{R_{SNS}} \times \frac{R_{HSP}}{R_{CSH}}$$

The selection of the three resistors (R_{SNS} , R_{CSH} , and R_{HSP}) is not arbitrary. For matching and noise performance, the suggested signal current I_{CSH} is approximately 100 μ A. This current does not flow in the LEDs and will not affect either the off-state LED current or the regulated LED current. I_{CSH} can be above or below this value, but the high-side amplifier offset characteristics may be affected slightly. In addition, to minimize the effect of the high-side amplifier voltage offset on LED current accuracy, the minimum V_{SNS} is suggested to be 50 mV. Finally, a resistor ($R_{HSN} = R_{HSP}$) should be placed in series with the HSN pin to cancel out the effects of the input bias current (~10 μ A) of both inputs of the high-side sense amplifier.

Note that he CSH pin can also be used as a low-side current sense input regulated to 1.24V. The high-side sense amplifier is disabled if HSP and HSN are tied to GND.




FIGURE 3. LED Current Sense Circuitry






FIGURE 4. Thermal Foldback Circuitry

THERMAL FOLDBACK / ANALOG DIMMING

Thermal foldback is necessary in many applications due to the extreme temperatures created in LED environments. In general, two functions are necessary: a temperature breakpoint (T_{BK}) after which the nominal operating current needs to be reduced, and a slope corresponding to the amount of LED current decrease per temperature increase as shown in *Figure 5*. The LM3424 allows the user to program both the breakpoint and slope of the thermal foldback profile.




FIGURE 5. Ideal Thermal Foldback Profile

Foldback is accomplished by adding current (I_{TF}) to the CSH summing node. As more current is added, less current is needed from the high side amplifier and correspondingly, the LED current is regulated to a lower value. The final temperature (T_{END}) is reached when $I_{TF} = I_{CSH}$ causing no current to be needed from the high-side amplifier, yielding $I_{LED} = 0A$.

Figure 4 shows how the thermal foldback circuitry is physically implemented in the system. I_{TF} is set by placing a differential voltage ($V_{DIF} = V_{TREF} - V_{TSENSE}$) across TSENSE and TREF. V_{TREF} can be set with a simple resistor divider (R_{REF1} and R_{REF2}) supplied from the V_{S} voltage reference (typical 2.45V). V_{TSENSE} is set with a temperature dependant voltage (as temperature increases, voltage should decrease).

An NTC thermistor is the most cost effective device used to sense temperature. As the temperature of the thermistor increases, its resistance decreases (albeit non-linearly). Usually, the NTC manufacturer's datasheet will detail the resistance-temperature characteristic of the thermistor. The thermistor will have a different resistance ($R_{\rm NTC}$) at each tem-

perature. The nominal resistance of an NTC is the resistance when the temperature is 25°C (R_{25}) and in many datasheets this will be given a multiplier of 1. Then the resistance at a higher temperature will have a multiplier less than 1 (i.e. R_{85} multiplier is 0.161 therefore $R_{85}=0.161 \ x \ R_{25}$). Given a desired T_{BK} and T_{END} , the corresponding resistances at those temperatures (R_{NTC-BK} and $R_{NTC-END}$) can be found.

Using the NTC method, a resistor divider from $V_{\rm S}$ can be implemented with a resistor connected between $V_{\rm S}$ and TSENSE and the NTC thermistor placed at the desired location and connected from TSENSE to GND. This will ensure that the desired temperature-voltage characteristic occurs at TSENSE.

If a linear decrease over the foldback range is necessary, a precision temperature sensor such as the LM94022 can be used instead as shown in *Figure 4*. Either method can be used to set V_{TSENSE} according to the temperature. However, for the rest of this datasheet, the NTC method will be used for thermal foldback calculations.

During operation, if V_{DIF} < 0V, then the sensed temperature is less than T_{BK} and the differential sense amplifier will regulate its output to zero forcing $I_{TF}=0$. This maintains the nominal LED current and no foldback is observed.

At T_{BK} , $V_{DIF}=0V$ exactly and I_{TF} is still zero. Looking at the manufacturer's datasheet for the NTC thermistor, R_{NTC-BK} can be obtained for the desired T_{BK} and the voltage relationship at the breakpoint ($V_{TSENSE-BK}=V_{TREF}$) can be defined:

$$\frac{R_{REF1}}{R_{REF1} + R_{REF2}} = \frac{R_{NTC\text{-BK}}}{R_{NTC\text{-BK}} + R_{BIAS}}$$

A general rule of thumb is to set $R_{REF1} = R_{REF2}$ simplifying the breakpoint relationship to $R_{BIAS} = R_{NTC-BK}$.

If $V_{DIF} > 0V$ (temperature is above T_{BK}), then the amplifier will regulate its output equal to the input forcing V_{DIF} across the resistor (R_{GAIN}) connected from TGAIN to GND. R_{GAIN} ultimately sets the slope of the LED current decrease with respect to increasing temperature by changing I_{TE} :

$$I_{TF} = \frac{V_{TREF} - V_{TSENSE}}{R_{GAIN}}$$

If an analog temperature sensor such as the LM94022 is wused, the $R_{\rm BIAS}$ and the NTC are not necessary and $V_{\rm TENSE}$ will be the direct voltage output of the sensor.

Since the NTC is not usually local to the controller, a bypass capacitor ($C_{\rm NTC}$) is suggested from TSENSE to GND. If a capacitor is used at TSENSE, then a capacitor ($C_{\rm REF}$) of equal or greater value should be placed from TREF to GND in order to ensure the controller does not start-up in foldback. Alternatively, a smaller $C_{\rm REF}$ can be used to create a fade-up function at start-up (see *Application Information* section).

Thermal foldback is simply analog dimming according to a specific profile, therefore any method of controlling the differential voltage between TREF and TSENSE can be use to analog dim the LED current. The corresponding LED current for any $V_{\text{DIF}} > 0V$ is defined:

$$I_{LED} = \left(I_{CSH} - I_{TF}\right) x \left(\frac{R_{HSP}}{R_{SNS}}\right)$$

The CSH pin can also be used to analog dim the LED current by adjusting the current sense voltage (V_{SNS}), similar to thermal foldback. There are several different methods to adjust V_{SNS} using the CSH pin:

- External variable resistance : Adjust a potentiometer placed in series with R_{CSH} to vary V_{SNS}.
- 2. External variable current source: Source current (0 μA to $I_{CSH})$ into the CSH pin to adjust $V_{SNS}.$




FIGURE 6. Analog Dimming Circuitry

In general, analog dimming applications require a lower switching frequency to minimize the effect of the leading edge blanking circuit. As the LED current is reduced, the output voltage and the duty cycle decreases. Eventually, the minimum on-time is reached. The lower the switching frequency, the wider the linear dimming range. *Figure 6* shows how both CSH methods are physically implemented.

Method 1 uses an external potentiometer in the CSH path which is a simple addition to the existing circuitry. However, the LEDs cannot dim completely because there is always some resistance causing signal current to flow. This method is also susceptible to noise coupling at the CSH pin since the potentiometer increases the size of the signal current loop.

Method 2 provides a complete dimming range and better noise performance, though it is more complex. Like thermal foldback, it simply sources current into the CSH pin, decreasing the amount of signal current that is necessary. This method consists of a PNP current mirror and a bias network consisting of an NPN, 2 resistors and a potentiometer ($R_{\rm ADJ}$), where $R_{\rm ADJ}$ controls the amount of current sourced into the CSH pin. A higher resistance value will source more current into the CSH pin causing less regulated signal current through $R_{\rm HSP}$, effectively dimming the LEDs. Q7 and Q8 should be a dual pair PNP for best matching and performance. The additional current ($I_{\rm ADD}$) sourced into the CSH pin can be calculated:

$$I_{ADD} = \frac{\left(\frac{R_{ADJ} \times V_{REF}}{R_{ADJ} + R_{MAX}}\right) - V_{BE-Q6}}{R_{BIAS}}$$

The corresponding I_{LED} for a specific I_{ADD} is:

$$I_{LED} = (I_{CSH} - I_{ADD}) \times \left(\frac{R_{HSP}}{R_{SNS}}\right)$$

THERMAL SHUTDOWN

The LM3424 includes thermal shutdown. If the die temperature reaches approximately 165°C the device will shut down (GATE pin low), until it reaches approximately 140°C where it turns on again.

CURRENT SENSE/CURRENT LIMIT

The LM3424 achieves peak current mode control using a comparator that monitors the main MosFET (Q1) transistor current, comparing it with the COMP pin voltage as shown in *Figure 7*. Further, it incorporates a cycle-by-cycle over-current protection function. Current limit is accomplished by a redundant internal current sense comparator. If the voltage at the current sense comparator input (IS) exceeds 245 mV (typical), the on cycle is immediately terminated. The IS input pin has an internal N-channel MosFET which pulls it down at the conclusion of every cycle. The discharge device remains on an additional 240 ns (typical) after the beginning of a new cycle to blank the leading edge spike on the current sense signal. The leading edge blanking (LEB) determines the minimum achievable on-time (ton-min).




FIGURE 7. Current Sense / Current Limit Circuitry

There are two possible methods to sense the transistor current. The R_{DS-ON} of the main power MosFET can be used as the current sense resistance because the IS pin was designed to withstand the high voltages present on the drain when the MosFET is in the off state. Alternatively, a sense resistor located in the source of the MosFET may be used for current sensing, however a low inductance (ESL) type is suggested. The cycle-by-cycle current limit (I_{LIM}) can be calculated using either method as the limiting resistance (R_{IJM}):

$$I_{LIM} = \frac{245 \text{ mV}}{R_{LIM}}$$

In general, the external series resistor allows for more design flexibility, however it is important to ensure all of the noise sensitive low power ground connections are connected together local to the controller and a single connection is made to GND.

SLOPE COMPENSATION

The LM3424 has programmable slope compensation in order to provide stability over a wide range of operating conditions. Without slope compensation, a well-known condition called current mode instability (or sub-harmonic oscillation) can result if there is a perturbation of the MosFET current sense voltage at the IS pin, due to noise or a some type of transient. Through a mathematical / geometrical analysis of the inductor current (I_L) and the corresponding control current (I_C , it can be shown that if D < 0.5, the effect of the perturbation will decrease each switching cycle and the system will remain stable. However, if D > 0.5 then the perturbation will grow as shown in *Figure 8*, eventually causing a "period doubling" effect where the effect of the perturbation remains, yielding current mode instability.

Looking at *Figure 7*, the positive PWM comparator input is the IS voltage, a mirror of $\rm I_L$ during $\rm t_{ON}$, plus a typical 900 mV offset. The negative input of the PWM comparator is the COMP pin which is proportional to $\rm I_C$, the threshold at which the main MosFET (Q1) is turned off.

The LM3424 mitigates current mode instability by implementing an aritifical ramp (commonly called slope compensation) which is summed with the sensed MosFET current at the IS pin as shown in *Figure 7*. This combined signal is compared to the COMP pin to generate the PWM signal. An increase in the ramp that is added to the sense voltage will increase the maximum achievable duty cycle. It should be noted that as the artificial ramp is increased more and more, the control method approaches standard voltage mode control and the benefits of current mode control are reduced.

To program the slope compensation, an external resistor, R_{SLP} , is connected from SLOPE to GND. This sets the slope of the artificial ramp that is added to the MosFET current sense voltage. A smaller R_{SLP} value will increase the slope of the added ramp. A simple calculation is suggested to ensure any duty cycle is attainable while preventing the addition of excessive ramp. This method requires the artifical ramp slope (M_A) to be equal to half the inductor slope during t_{OFF} :

$$M_A = \frac{7.5e^{12}}{R_T \times R_{SLP} \times R_{SNS}} = \frac{V_O}{2 \times L1}$$




FIGURE 8. "Period Doubling" due to Current Mode Instability

CONTROL LOOP COMPENSATION

The EM3424 control loop is modeled like any current mode controller. Using a first order approximation, the uncompensated loop can be modeled as a single pole created by the output capacitor and, in the boost and buck-boost topologies, a right half plane zero created by the inductor, where both have a dependence on the LED string dynamic resistance. There is also a high frequency pole in the model, however it is near the switching frequency and plays no part in the compensation design process therefore it will be neglected. Since ceramic capacitance is recommended for use with LED drivers due to long lifetimes and high ripple current rating, the ESR of the output capacitor can also be neglected in the loop analysis. Finally, there is a DC gain of the uncompensated loop which is dependent on internal controller gains and the external sensing network.

A buck-boost regulator will be used as an example case. See the *Design Guide* section for compensation of all topologies. The uncompensated loop gain for a buck-boost regulator is given by the following equation:

$$T_{U} = T_{U0} x \frac{\left(1 - \frac{s}{\omega_{Z1}}\right)}{\left(1 + \frac{s}{\omega_{P1}}\right)}$$

Where the uncompensated DC loop gain of the system is described as:

$$T_{UO} = \frac{D' x 500V x R_{CSH} x R_{SNS}}{(1+D) x R_{HSP} x R_{LIM}} = \frac{D' x 620V}{(1+D) x I_{LED} x R_{LIM}}$$

And the output pole (ω_{P1}) is approximated:

$$\omega_{P1} = \frac{1+D}{r_D \times C_O}$$

And the right half plane zero (ω_{71}) is:

$$\omega_{Z1} = \frac{r_D \times D'^2}{D \times L1}$$




FIGURE 9. Uncompensated Loop Gain Frequency Response

Figure 9 shows the uncompensated loop gain in a worst-case scenario when the RHP zero is below the output pole. This occurs at high duty cycles when the regulator is trying to boost the output voltage significantly. The RHP zero adds 20dB/decade of gain while loosing 45°/decade of phase which places the crossover frequency (when the gain is zero dB) extremely high because the gain only starts falling again due to the high frequency pole (not modeled or shown in figure). The phase will be below -180° at the crossover frequency which means there is no phase margin (180° + phase at crossover frequency) causing system instability. Even if the output pole is below the RHP zero, the phase will still reach -180° before the crossover frequency in most cases yielding instability.




FIGURE 10. Compensation Circuitry

To mitigate this problem, a compensator should be designed to give adequate phase margin (above 45°) at the crossover frequency. A simple compensator using a single capacitor at the COMP pin (C_{CMP}) will add a dominant pole to the system, which will ensure adequate phase margin if placed low enough. At high duty cycles (as shown in *Figure 9*), the RHP zero places extreme limits on the achievable bandwidth with this type of compensation. However, because an LED driver is essentially free of output transients (except catastrophic failures open or short), the dominant pole approach, even with reduced bandwidth, is usually the best approach. The dominant compensation pole (ω_{P2}) is determined by C_{CMP} and the output resistance (R_O) of the error amplifier (typically 5 $M\Omega$):

$$\omega_{P2} = \frac{1}{5e^6\Omega \times C_{CMP}}$$

It may also be necessary to add one final pole at least one decade above the crossover frequency to attenuate switching noise and, in some cases, provide better gain margin. This pole can be placed across $\rm R_{SNS}$ to filter the ESL of the sense resistor at the same time. Figure 10 shows how the compensation is physically implemented in the system.

The high frequency pole (ω_{P3}) can be calculated:

$$\omega_{P3} = \frac{1}{R_{ES} x C_{ES}}$$

The total system transfer function becomes:

$$T = T_{U0} x \frac{\left(1 - \frac{s}{\omega_{Z1}}\right)}{\left(1 + \frac{s}{\omega_{P1}}\right) x \left(1 + \frac{s}{\omega_{P2}}\right) x \left(1 + \frac{s}{\omega_{P3}}\right)}$$

The resulting compensated loop gain frequency response shown in *Figure 11* indicates that the system has adequate phase margin (above 45°) if the dominant compensation pole is placed low enough, ensuring stability:




FIGURE 11. Compensated Loop Gain Frequency Response




FIGURE 12. Start-up Waveforms

START-UP REGULATOR and SOFT-START

The LM3424 includes a high voltage, low dropout bias regulator. When power is applied, the regulator is enabled and sources current into an external capacitor (C_{BYP}) connected to the V_{CC} pin. The recommended bypass capacitance for the V_{CC} regulator is 2.2 μF to 3.3 μF . The output of the V_{CC} regulator is monitored by an internal UVLO circuit that protects the device from attempting to operate with insufficient supply voltage and the supply is also internally current limited.

The LM3424 also has programmable soft-start, set by an external capacitor (C_{SS}), connected from SS to GND. For C_{SS} to affect start-up, $C_{REF} > C_{NTC}$ must be maintained so that the converter does not start in foldback mode. *Figure 12* shows the typical start-up waveforms for the LM3424 assuming $C_{REF} > C_{NTC}$.

First, C_{BYP} is charged to be above V_{CC} UVLO threshold (~4.2V). The C_{VCC} charging time (t_{VCC}) can be estimated as:

$$t_{VCC} = \frac{4.2V}{25 \text{ mA}} \times C_{BYP} = 168\Omega \times C_{BYP}$$

Assuming there is no C_{SS} or if C_{SS} is less than 40% of C_{CMP} , C_{CMP} is then charged to 0.9V over the charging time (t_{CMP}) which can be estimated as:

$$t_{CMP} = \frac{0.9 \text{V}}{25 \, \mu\text{A}} \times C_{CMP} = 36 \, \text{k}\Omega \times C_{CMP}$$

Once C_{CMP} = 0.9V, the part starts switching to charge C_O until the LED current is in regulation. The C_O charging time (t_{CO}) can be roughly estimated as:

$$t_{CO} = C_O x \frac{V_O}{I_{LED}}$$

If C_{SS} is greater than 40% of C_{CMP} , the compensation capacitor will only charge to 0.7V over a smaller C_{CMP} charging time (t_{CMP-SS}) which can be estimated as:

$$t_{\text{CMP-SS}} = \frac{0.70 \text{V}}{25 \,\mu\text{A}} \times C_{\text{CMP}} = 28 \,\text{k}\Omega \times C_{\text{CMP}}$$

Then COMP will clamp to SS, forcing COMP to rise (the last w200 mV before switching begins) according to the C_{SS} charging time (t_{SS}) which can be estimated as:

$$t_{SS} = \frac{0.2V}{10 \,\mu\text{A}} \times C_{SS} = 20 \,k\Omega \times C_{SS}$$

The system start-up time (t_{SU} or t_{SU-SS}) is defined as:

 $C_{SS} < 0.4 \times C_{CMP}$

$$t_{SU} = t_{VCC} + t_{CMP} + t_{CO}$$

 $C_{SS} > 0.4 \times C_{CMP}$

$$t_{SU-SS} = t_{VCC} + t_{CMP-SS} + t_{SS} + t_{CO}$$

As a general rule of thumb, standard smooth startup operation can be achieved with $C_{SS} = C_{CMP}$.

OVER-VOLTAGE LOCKOUT (OVLO)




FIGURE 13. Over-Voltage Protection Circuitry

The LM3424 can be configured to detect an output (or input) over-voltage condition via the OVP pin. The pin features a precision 1.24V threshold with 20 μ A (typical) of hysteresis current as shown in *Figure 13*. When the OVLO threshold is exceeded, the GATE pin is immediately pulled low and a 20 μ A current source provides hysteresis to the lower threshold of the OVLO hysteretic band.

If the LEDs are referenced to a potential other than ground (floating), as in the buck-boost and buck configuration, the output voltage (V_O) should be sensed and translated to ground by using a single PNP as shown in *Figure 14*.

The over-voltage turn-off threshold (V_{TUBN-OFF}) is defined:

Ground Referenced

$$V_{\text{TURN-OFF}} = 1.24 \text{V} \times \left(\frac{R_{\text{OV1}} + R_{\text{OV2}}}{R_{\text{OV1}}} \right)$$

Floating

$$V_{TURN-OFF} = 1.24 V x \left(\frac{R_{OV1} + 0.5 x R_{OV2}}{R_{OV1}} \right)$$

In the ground referenced configuration, the voltage across R_{OV2} is V_O - 1.24V whereas in the floating configuration it is V_O - 620 mV where 620 mV approximates V_{BE} of the PNP. The over-voltage hysteresis (V_{HVSO}) is defined:

$$V_{HYSO} = 20 \,\mu\text{A} \,\text{x} \,\text{R}_{OV2}$$





FIGURE 14. Floating Output OVP Circuitry

INPUT UNDER-VOLTAGE LOCKOUT (UVLO)

The nDIM pin is a dual-function input that features an accurate 1.24V threshold with programmable hysteresis as shown in *Figure 15*. This pin functions as both the PWM dimming input for the LEDs and as a $V_{\rm IN}$ UVLO. When the pin voltage rises and exceeds the 1.24V threshold, 20 μ A (typical) of current is driven out of the nDIM pin into the resistor divider providing programmable hysteresis.



300857a5

FIGURE 15. UVLO Circuit

When using the nDIM pin for UVLO and PWM dimming concurrently, the UVLO circuit can have an extra series resistor to set the hysteresis. This allows the standard resistor divider to have smaller resistor values minimizing PWM delays due to a pull-down MosFET at the nDIM pin (see PWM Dimming section). In general, at least 3V of hysteresis is preferable when PWM dimming, if operating near the UVLO threshold. The turn-on threshold ($V_{TURN-ON}$) is defined as follows:

$$V_{\text{TURN GN}} = 1.24 \text{Vx} \left(\frac{R_{\text{UV1}} + R_{\text{UV2}}}{R_{\text{UV1}}} \right)$$

The hysteresis (V_{HYS}) is defined as follows:

UVLO only

$$V_{HYS} = 20 \mu A x R_{UV2}$$

PWM dimming and UVLO

$$V_{HYS} = 20 \,\mu A \, x \left(R_{UV2} + \frac{R_{UVH} \, x \left(R_{UV1} + R_{UV2} \right)}{R_{UV1}} \right)$$

PWM DIMMING

which controls the main NFET and the dimming FET (dim-FET). The brightness of the LEDs can be varied by modulating the duty cycle of this signal. LED brightness is approximately proportional to the PWM signal duty cycle, (i.e. 30% duty cycle ~ 30% LED brightness). This function can be ignored if PWM dimming is not required by using nDIM solely as a V_{IN} UVLO input as described in the *Input Under-Voltage Lockout* section or by tying it directly to V_{CC} or V_{IN}.




FIGURE 16. PWM Dimming Circuit

Figure 16 shows how the PWM signal is applied to nDIM:

- Connect the dimming MosFET (Q_{DIM}) with the drain to the nDIM pin and the source to GND. Apply an external logic-level PWM signal to the gate of Q_{DIM}.
- Connect the anode of a Schottky diode (D_{DIM}) to the nDIM pin. Apply an inverted external logic-level PWM signal to the cathode of the same diode.

The DDRV pin is a PWM output that follows the nDIM PWM input signal. When the nDIM pin rises, the DDRV pin rises and the PWM latch reset signal is removed allowing the main MosFET Q1 to turn on at the beginning of the next clock set pulse. In boost and buck-boost topologies, the DDRV pin is used to control a N-channel MosFET placed in series with the LED load, while it would control a P-channel MosFET in parallel with the load for a buck topology.

The series dimFET will open the LED load, when nDIM is low, effectively speeding up the rise and fall times of the LED current. Without any dimFET, the rise and fall times are limited by the inductor slew rate and dimming frequencies above 1 kHz are impractical. Using the series dimFET, dimming frequencies up to 30 kHz are achievable. With a parallel dimFET (buck topology), even higher dimming frequencies are achievable.

When using the PWM functionality in a boost regulator, the PWM signal drives a ground referenced FET. However, with buck-boost and buck topologies, level shifting circuitry is necessary to translate the PWM dim signal to the floating dimFET as shown in *Figure 17* and *Figure 18*.

When using a series dimFET to PWM dim the LED current, more output capacitance is always better. A general rule of thumb is to use a minimum of 40 μ F when PWM dimming. For most applications, this will provide adequate energy storage at the output when the dimFET turns off and opens the LED load. Then when the dimFET is turned back on, the capaci-

tance helps source current into the load, improving the LED current rise time.

A minimum on-time must be maintained in order for PWM dimming to operate in the linear region of its transfer function. Because the controller is disabled during dimming, the PWM pulse must be long enough such that the energy intercepted from the input is greater than or equal to the energy being put into the LEDs. For boost and buck-boost regulators, the minimum dimming pulse length in seconds (t_{PULSE}) is:

$$t_{PULSE} = \frac{2 \times I_{LED} \times V_O \times L1}{V_{IN}^2}$$

Even maintaining a dimming pulse greater than t_{PULSE}, preserving linearity at low dimming duty cycles is difficult. Several modifications are suggested for applications requiring low dimming duty cycles. Since nDIM rising releases the latch but does not trigger the on-time specifically, there will be an effective jitter on the rising edge of the LED current. This jitter can be easily removed by tying the PWM input signal through the synchronization network at the RT pin (shown in *Figure 2*), forcing the on-time to synchronize with the nDIM pulse.

The second helpful modification is to remove the C_{FS} capacitor and R_{FS} resistor, eliminating the high frequency compensation pole. This should not affect stability, but it will speed up the response of the CSH pin, specifically at the rising edge of the LED current when PWM dimming, thus improving the achievable linearity at low dimming duty cycles.




FIGURE 17. Buck-boost Level-Shifted PWM Circuit




FIGURE 18. Buck Level-Shifted PWM Circuit

Design Considerations

This section describes the application level considerations when designing with the LM3424. For corresponding calculations, refer to the *Design Guide* section.

INDUCTOR

The inductor (L1) is the main energy storage device in a switching regulator. Depending on the topology, energy is stored in the inductor and transfered to the load in different ways (as an example, buck-boost operation is detailed in the Current Regulators section). The size of the inductor, the voltage across it, and the length of the switching subinterval $(t_{ON} \text{ or } t_{OFF})$ determines the inductor current ripple (Δi_{I-PP}) . In the design process, L1 is chosen to provide a desired Δi_{L-PP}. For a buck regulator the inductor has a direct connection to the load, which is good for a current regulator. This requires little to no output capacitance therefore Δi_{L-PP} is basically equal to the LED ripple current Δi_{LED-PP}. However, for boost and buck-boost regulators, there is always an output capacitor which reduces Δi_{I FD-PP}, therefore the inductor ripple can be larger than in the buck regulator case where output capacitance is minimal or completely absent.

In general, Δi_{LED-PP} is recommended by manufacturers to be less than 40% of the average LED current (I_{LED}). Therefore, for the buck regulator with no output capacitance, Δi_{L-PP} should also be less than 40% of I_{LED} . For the boost and buckboost topologies, Δi_{L-PP} can be much higher depending on the output capacitance value. However, Δi_{L-PP} is suggested to be less than 100% of the average inductor current (I_L) to limit the RMS inductor current.

L1 is also suggested to have an RMS current rating at least 25% higher than the calculated minimum allowable RMS inductor current (I_{I-RMS}).

LED DYNAMIC RESISTANCE

When the load is a string of LEDs, the output load resistance is the LED string dynamic resistance plus $R_{SNS}.$ LEDs are PN junction diodes, and their dynamic resistance shifts as their forward current changes. Dividing the forward voltage of a single LED (V_{LED}) by the forward current (I_{LED}) leads to an incorrect calculation of the dynamic resistance of a single LED (r_{LED}). The result can be 5 to 10 times higher than the true r_{LED} value.




FIGURE 19. Dynamic Resistance

Obtaining r_{LED} is accomplished by refering to the manufacturer's LED I-V characteristic. It can be calculated as the slope at the nominal operating point as shown in *Figure 19*. For any application with more than 2 series LEDs, R_{SNS} can be neglected allowing r_D to be approximated as the number of LEDs multiplied by r_{LED} .

OUTPUT CAPACITOR

For boost and buck-boost regulators, the output capacitor (C_O) provides energy to the load when the recirculating diode (D1) is reverse biased during the first switching subinterval. An output capacitor in a buck topology will simply reduce the LED current ripple (Δi_{LED-PP}) below the inductor current ripple (Δi_{LED-PP}). In all cases, C_O is sized to provide a desired Δi_{LED-PP} . As mentioned in the *Inductor* section, Δi_{LED-PP} is recommended by manufacturers to be less than 40% of the average LED current (I_{LED-PP}).

 ${
m C}_{
m O}$ should be carefully chosen to account for derating due to temperature and operating voltage. It must also have the necessary RMS current rating. Ceramic capacitors are the best choice due to their high ripple current rating, long lifetime, and good temperature performance. An X7R dieletric rating is suggested.

INPUT CAPACITORS

The input capacitance (C_{IN}) provides energy during the discontinuous portions of the switching period. For buck and buck-boost regulators, C_{IN} provides energy during t_{ON} and during t_{OFF} , the input voltage source charges up C_{IN} with the average input current (I_{IN}) . For boost regulators, C_{IN} only needs to provide the ripple current due to the direct connection to the inductor. C_{IN} is selected given the maximum input voltage ripple (Δv_{IN-PP}) which can be tolerated. Δv_{IN-PP} is suggested to be less than 10% of the input voltage (V_{IN}) .

An input capacitance at least 100% greater than the calculated $C_{\rm IN}$ value is recommended to account for derating due to temperature and operating voltage. When PWM dimming, even more capacitance can be helpful to minimize the large current draw from the input voltage source during the rising transistion of the LED current waveform.

The chosen input capacitors must also have the necessary RMS current rating. Ceramic capacitors are again the best choice due to their high ripple current rating, long lifetime, and good temperature performance. An X7R dieletric rating is suggested.

For most applications, it is recommended to bypass the $\rm V_{IN}$ pin will an 0.1 μF ceramic capacitor placed as close as possible to the pin. In situations where the bulk input capacitance may be far from the LM3424 device, a 10 Ω series resistor can be placed between the bulk input capacitance and the bypass capacitor, creating a 150 kHz filter to eliminate undesired high frequency noise.



MAIN MosFET / DIMMING MosFET

The LM3424 requires an external NFET (Q1) as the main power MosFET for the switching regulator. Q1 is recommended to have a voltage rating at least 15% higher than the maximum transistor voltage to ensure safe operation during the ringing of the switch node. In practice, all switching regulators have some ringing at the switch node due to the diode parasitic capacitance and the lead inductance. The current rating is recommended to be at least 10% higher than the average transistor current. The power rating is then verified by calculating the power loss given the RMS transistor current and the NFET on-resistance ($R_{\rm DS-ON}$).

When PWM dimming, the LM3424 requires another MosFET (Q2) placed in series (or parallel for a buck regulator) with the LED load. This MosFET should have a voltage rating equal to the output voltage (V_O) and a current rating at least 10% higher than the nominal LED current (I_{LED}) . The power rating is simply V_O multiplied by I_{LED} , assuming 100% dimming duty cycle (continuous operation) will occur.

In general, the NFETs should be chosen to minimize total gate charge (Q_g) when f_{SW} is high and minimize $\mathsf{R}_{DS\text{-}ON}$ otherwise. This will minimize the dominant power losses in the system. Frequently, higher current NFETs in larger packages are chosen for better thermal performance.

RE-CIRCULATING DIODE

A re-circulating diode (D1) is required to carry the inductor current during t_{OFF}. The most efficient choice for D1 is a Schottky diode due to low forward voltage drop and near-zero reverse recovery time. Similar to Q1, D1 is recommended to have a voltage rating at least 15% higher than the maximum transistor voltage to ensure safe operation during the ringing of the switch node and a current rating at least 10% higher than the average diode current. The power rating is verified by calculating the power loss through the diode. This is accomplished by checking the typical diode forward voltage from the I-V curve on the product datasheet and multiplying by the average diode current. In general, higher current diodes have a lower forward voltage and come in better performing packages minimizing both power losses and temperature rise.

CIRCUIT LAYOUT

The performance of any switching regulator depends as much upon the layout of the PCB as the component selection. Following a few simple guidelines will maximimize noise rejection and minimize the generation of EMI within the circuit.


Discontinuous currents are the most likely to generate EMI. therefore care should be taken when routing these paths. The main path for discontinuous current in the LM3424 buck regulator contains the input capacitor (C_{INI}), the recirculating diode (D1), the N-channel MosFET (Q1), and the sense resistor (R_{LIM}). In the LM3424 boost regulator, the discontinuous current flows through the output capacitor (Co), D1, Q1, and R_{LIM}. In the buck-boost regulator both loops are discontinuous and should be carefully layed out. These loops should be kept as small as possible and the connections between all the components should be short and thick to minimize parasitic inductance. In particular, the switch node (where L1, D1 and Q1 connect) should be just large enough to connect the components. To minimize excessive heating, large copper pours can be placed adjacent to the short current path of the switch node.

The RT, COMP, CSH, IS, TSENSE, TREF, HSP and HSN pins are all high-impedance inputs which couple external noise easily, therefore the loops containing these nodes should be minimized whenever possible.


In some applications the LED or LED array can be far away (several inches or more) from the LM3424, or on a separate PCB connected by a wiring harness. When an output capacitor is used and the LED array is large or separated from the rest of the regulator, the output capacitor should be placed close to the LEDs to reduce the effects of parasitic inductance on the AC impedance of the capacitor.

Basic Topology Schematics

BOOST REGULATOR $(V_{IN} < V_{O})$



BUCK REGULATOR (V_{IN} > V_O) Sheet4U.com



BUCK-BOOST REGULATOR www.DataSheet4U.com -LED+ V_{IN} T CIN L1 **I**LED C_{OUT} RHSP DIM 🗕 🔁 Q2 LM3424 HSP VIN CFS **≷** R_{SNS} R_{HSN} R_{UV2}≨ 2 ΕN HSN V_{IN} RFS $\mathsf{C}_{\mathsf{CMP}}$ R_{SLP} SLOPE COMP - LED+ **RCSH** $\mathsf{R}_{\mathsf{P}\mathsf{U}}$ Q7 CSH IS **₹**Rov2 DIM Rт vcc RT/SYNC Q6 Q4 D2 R_{UVH} **T**Q5 nDIM GATE Q1 V_{IN} R_{UV1} ≸ C_{SS} R_{LIM} R_{SER} SS GND R_{GAIN} TGAIN DDRV TSENSE OVP DAP **≸**RoV1 Cov R_{REF1} 10 vs TREF **≹**R_{REF2} $\mathsf{C}_{\mathsf{REF}}$ ₹ R_{BIAS} - PWM ----œ**₽** 30085750

Design Guide

Refer to Basic Topology Schematics section.

SPECIFICATIONS

Number of series LEDs: N Single LED forward voltage: V_{LED} Single LED dynamic resistance: r_{LED}

Nominal input voltage: VIN

Input voltage range: V_{IN-MAX} , V_{IN-MIN}

Switching frequency: f_{SW} Current sense voltage: V_{SNS} Average LED current: I_{LED} Inductor current ripple: Δi_{L-PP} LED current ripple: Δi_{LED-PP} Peak current limit: I_{LIM} Input voltage ripple: Δv_{IN-PP}

Output OVLO characteristics: $V_{TURN-OFF}$, V_{HYSO} Input UVLO characteristics: $V_{TURN-ON}$, V_{HYS} Thermal foldback characteristics: T_{BK} , T_{END}

Total start-up time: t_{TSU}

1. OPERATING POINT

Given the number of series LEDs (N), the forward voltage (V_{LED}) and dynamic resistance (r_{LED}) for a single LED, solve for the nominal output voltage (V_O) and the nominal LED string dynamic resistance (r_D):

$$V_O = N \times V_{LED}$$

$$r_D = N \times r_{LED}$$

Solve for the ideal nominal duty cycle (D):

Buck

$$D = \frac{V_O}{V_{IN}}$$

Boost

$$D = \frac{V_O - V_{IN}}{V_O}$$

Buck-boost

$$D = \frac{V_O}{V_O + V_{IN}}$$

Using the same equations, find the minimum duty cycle (D_{MIN}) using maximum input voltage (V_{IN-MAX}) and the maximum duty cycle (D_{MAX}) using the minimum input voltage (V_{IN-MIN}) . Also, remember that D'=1-D.

2. SWITCHING FREQUENCY

Set the switching frequency (f_{SW}) by solving for R_T:

$$R_{T} = \frac{1 + 1.95e^{-8} \times f_{SW}}{1.40e^{-10} \times f_{SW}}$$

3. AVERAGE LED CURRENT

For all topologies, set the average LED current (I_{LED}) knowing the desired current sense voltage (V_{SNS}) and solving for R_{SNS} :

$$R_{SNS} = \frac{V_{SNS}}{I_{LED}}$$

If the calculated R_{SNS} is too far from a desired standard value, then V_{SNS} will have to be adjusted to obtain a standard value. Setup the suggested signal current of 100 μA by assuming $R_{CSH}=12.4~k\Omega$ and solving for R_{HSP} :

$$R_{HSP} = \frac{I_{LED} \times R_{CSH} \times R_{SNS}}{1.24 \text{V}}$$

If the calculated $R_{\rm HSP}$ is too far from a desired standard value, then $R_{\rm CSH}$ can be adjusted to obtain a standard value.

4. THERMAL FOLDBACK

For all topologies, set the thermal foldback breakpoint (T_{BK}) by finding corresponding R_{NTC-BK} from manufacturer's datasheet and solving for R_{BIAS} :

$$R_{BIAS} = R_{NTC-BK} x \frac{R_{REF2}}{R_{REF1}}$$

The easiest approach is to set $R_{REF1} = R_{REF2}$, therefore setting $R_{BIAS} = R_{NTC-BK}$ will properly set T_{BK} . Remember, capacitance is recommended at the TSENSE and TREF pins, so ensure $C_{REF} > C_{NTC}$ to prevent start-up in foldback.

Then set the thermal foldback endpoint ($T_{\rm END}$) by finding the corresponding $R_{\rm NTC-END}$ from manufacturer's datasheet and solving for $R_{\rm GAIN}$:

$$R_{GAIN} = \frac{\left(\frac{R_{REF1}}{R_{REF1} + R_{REF2}} - \frac{R_{NTC-END}}{R_{NTC-END} + R_{BIAS}}\right) \times 2.45V}{I_{CSH}}$$

5. INDUCTOR RIPPLE CURRENT

Set the nominal inductor ripple current (Δi_{L-PP}) by solving for the appropriate inductor (L1):

Buck

$$L1 = \frac{\left(V_{IN} - V_{O}\right) \times D}{\Delta i_{L-PP} \times f_{SW}}$$

Boost and Buck-boost

$$L1 = \frac{V_{IN} \times D}{\Delta i_{L-PP} \times f_{SW}}$$

To set the worst case inductor ripple current, use $V_{\text{IN-MAX}}$ and D_{MIN} when solving for L1.

The minimum allowable inductor RMS current rating (I_{L-RMS}) wean be calculated as:

Buck

$$I_{L-RMS} = I_{LED} \times \sqrt{1 + \frac{1}{12} \times \left(\frac{\Delta I_{L-PP}}{I_{LED}}\right)^2}$$

Boost and Buck-boost

$$I_{L-RMS} = \frac{I_{LED}}{D'} \times \sqrt{1 + \frac{1}{12} \times \left(\frac{\Delta I_{L-PP} \times D'}{I_{LED}}\right)^2}$$

6. LED RIPPLE CURRENT

Set the nominal LED ripple current (Δi_{LED-PP}), by solving for the output capacitance (C_{Ω}):

Buck

$$C_{O} = \frac{\Delta i_{L-PP}}{8 x f_{SW} x r_{D} x \Delta i_{LED-PP}}$$

Boost and Buck-boost

$$C_{O} = \frac{I_{LED} \times D}{r_{D} \times \Delta i_{LED-PP} \times f_{SW}}$$

To set the worst case LED ripple current, use D_{MAX} when solving for C_{O} . Remember, when PWM dimming it is recommended to use a minimum of 40 μF of output capacitance to improve performance.

The minimum allowable RMS output capacitor current rating (I_{CO-RMS}) can be approximated:

Buck

$$I_{CO-RMS} = \frac{\Delta i_{LED-PP}}{\sqrt{12}}$$

Boost and Buck-boost

$$I_{\text{CO-RMS}} = I_{\text{LED}} \times \sqrt{\frac{D_{\text{MAX}}}{1 - D_{\text{MAX}}}}$$

7. PEAK CURRENT LIMIT

Set the peak current limit (I_{LIM}) by solving for the transistor path sense resistor (R_{LIM}):

$$R_{LIM} = \frac{245 \text{ mV}}{I_{LIM}}$$

8. SLOPE COMPENSATION

For all topologies, the preferred method to set slope compensation is to ensure any duty cycle is attainable for the nominal V_{Ω} and chosen L by solving for R_{SLP} :

$$R_{SLP} = \frac{1.5 e^{13} x L1}{V_O x R_T x R_{SNS}}$$

9. LOOP COMPENSATION

Using a simple first order peak current mode control model, neglecting any output capacitor ESR dynamics, the necessary loop compensation can be determined.

First, the uncompensated loop gain (T_{U}) of the regulator can be approximated:

Buck

$$T_{U} = T_{U0} \times \frac{1}{\left(1 + \frac{s}{\omega_{P1}}\right)}$$

Boost and Buck-boost

$$T_{U} = T_{U0} x \frac{\left(1 - \frac{s}{\omega_{Z1}}\right)}{\left(1 + \frac{s}{\omega_{P1}}\right)}$$

Where the pole (ω_{P1}) is approximated:

Buck

$$\omega_{\rm P1} = \frac{1}{\rm r_D \, x \, C_O}$$

Boost

$$\omega_{P1} = \frac{2}{r_D \times C_O}$$

Buck-boost

$$\omega_{P1} = \frac{1+D}{r_D \times C_O}$$

And the RHP zero (ω_{71}) is approximated:

Boost

$$\omega_{Z1} = \frac{r_D \times D'^2}{L1}$$

Buck-boost

$$\omega_{Z1} = \frac{r_D \times D'^2}{D \times L1}$$

And the uncompensated DC loop gain (T_{U0}) is approximated:

Buck

$$T_{U0} = \frac{500 Vx \, R_{CSH} \, x \, R_{SNS}}{R_{HSP} \, x \, R_{LIM}} = \frac{620 V}{I_{LED} \, x \, R_{LIM}}$$

Boost

$$T_{U0} = \frac{D' x 500V x R_{CSH} x R_{SNS}}{2 x R_{HSP} x R_{LIM}} = \frac{D' x 310V}{I_{LED} x R_{LIM}}$$

Buck-boost

$$T_{U0} = \frac{D'x \, 500Vx \, R_{CSH} \, x \, R_{SNS}}{(1+D)x \, R_{HSP} \, x \, R_{LIM}} = \frac{D'x \, 620V}{(1+D)x \, I_{LED} \, x \, R_{LIM}}$$

For all topologies, the primary method of compensation is to place a low frequency dominant pole (ω_{P2}) which will ensure that there is ample phase margin at the crossover frequency. This is accomplished by placing a capacitor (C_{CMP}) from the COMP pin to GND, which is calculated according to the lower value of the pole and the RHP zero of the system (shown as a minimizing function):

$$\omega_{P2} = \frac{\min(\omega_{P1}, \omega_{Z1})}{5 \times T_{U0}}$$

$$C_{CMP} = \frac{1}{\omega_{P2} \times 5e^6}$$

If analog dimming is used, $C_{\rm CMP}$ should be approximately 4x larger to maintain stability as the LEDs are dimmed to zero.

A high frequency compensation pole (ω_{P3}) can be used to attenuate switching noise and provide better gain margin. Assuming $R_{FS} = 10\Omega$, C_{FS} is calculated according to the higher value of the pole and the RHP zero of the system (shown as a maximizing function):

$$\omega_{P3} = \max(\omega_{P1}, \omega_{Z1}) \times 10$$

$$C_{FS} = \frac{1}{10 \times \omega_{P3}}$$

The total system loop gain (T) can then be written as:

Buck

$$T = T_{U0} x \frac{1}{\left(1 + \frac{s}{\omega_{P1}}\right) x \left(1 + \frac{s}{\omega_{P2}}\right) x \left(1 + \frac{s}{\omega_{P3}}\right)}$$

Boost and Buck-boost

$$T = T_{U0} x \frac{\left(1 - \frac{s}{\omega_{Z1}}\right)}{\left(1 + \frac{s}{\omega_{P1}}\right) x \left(1 + \frac{s}{\omega_{P2}}\right) x \left(1 + \frac{s}{\omega_{P3}}\right)}$$

10. INPUT CAPACITANCE

Set the nominal input voltage ripple $(\Delta v_{\text{IN-PP}})$ by solving for the required capacitance (C_{IN}) :

Buck

$$C_{IN} = \frac{I_{LED} x (1 - D) x D}{\Delta V_{IN-PP} x f_{SW}}$$

Boost

$$C_{IN} = \frac{\Delta i_{L-PP}}{8 \times \Delta V_{IN-PP} \times f_{SW}}$$

Buck-boost

$$C_{IN} = \frac{I_{LED} \times D}{\Delta V_{IN-PP} \times f_{SW}}$$

Use D_{MAX} to set the worst case input voltage ripple, when solving for C_{IN} in a buck-boost regulator and D_{MID} = 0.5 when solving for C_{IN} in a buck regulator.

The minimum allowable RMS input current rating ($I_{\text{CIN-RMS}}$) can be approximated:

Buck

$$I_{CIN-RMS} = I_{LED} \times \sqrt{D_{MID} \times (1-D_{MID})}$$

Boost

$$I_{\text{CIN-RMS}} = \frac{\Delta i_{\text{L-PP}}}{\sqrt{12}}$$

Buck-boost

$$I_{CIN-RMS} = I_{LED} \times \sqrt{\frac{D_{MAX}}{1-D_{MAX}}}$$

11. NFET

The NFET voltage rating should be at least 15% higher than the maximum NFET drain-to-source voltage (V_{T-MAX}) :

Buck

$$V_{T-MAX} = V_{IN-MAX}$$

Boost

$$V_{T-MAX} = V_O$$

Buck-boost

$$V_{T-MAX} = V_{IN-MAX} + V_{O}$$

The current rating should be at least 10% higher than the wmaximum average NFET current (I_{T-MAX}):

Buck

$$I_{T-MAX} = D_{MAX} \times I_{LED}$$

Boost and Buck-boost

$$I_{T-MAX} = \frac{D_{MAX}}{1 - D_{MAX}} \times I_{LED}$$

Approximate the nominal RMS transistor current (I_{T-RMS}):

Buck

$$I_{T-RMS} = I_{LED} \times \sqrt{D}$$

Boost and Buck-boost

$$I_{\text{T-RMS}} = \frac{I_{\text{LED}}}{D'} \times \sqrt{D}$$

Given an NFET with on-resistance (R_{DS-ON}), solve for the nominal power dissipation (P_T):

$$P_T = I_{T-RMS}^2 x R_{DSON}$$

12. DIODE

The Schottky diode voltage rating should be at least 15% higher than the maximum blocking voltage (V_{RD-MAX}):

Buck

$$V_{RD-MAX} = V_{IN-MAX}$$

Boost

$$V_{RD-MAX} = V_{O}$$

Buck-boost

$$V_{RD-MAX} = V_{IN-MAX} + V_{O}$$

The current rating should be at least 10% higher than the maximum average diode current (I_{D-MAX}):

Buck

$$I_{D-MAX} = (1 - D_{MIN}) \times I_{LED}$$

Boost and Buck-boost

$$I_{D-MAX} = I_{LED}$$

Replace D_{MAX} with D in the I_{D-MAX} equation to solve for the average diode current (I_D). Given a diode with forward voltage (V_{FD}), solve for the nominal power dissipation (P_D):

$$P_D = I_D \times V_{FD}$$

13. OUTPUT OVLO

For boost and buck-boost regulators, output OVLO is programmed with the turn-off threshold voltage ($V_{TURN-OFF}$) and the desired hysteresis (V_{HYSO}). To set V_{HYSO} , solve for R_{OV2} :

$$R_{OV2} = \frac{V_{HYSO}}{20 \,\mu\text{A}}$$

To set V_{TURN-OFF}, solve for R_{OV1}:

Boost

$$R_{OV1} = \frac{1.24 \text{V x R}_{OV2}}{\text{V}_{TURN-OFF} - 1.24 \text{V}}$$

Buck-boost

$$R_{OV1} = \frac{1.24V \times R_{OV2}}{V_{TURN-OFF} - 620 \text{ mV}}$$

A small filter capacitor ($C_{\text{OVP}} = 47 \text{ nF}$) should be added from the OVP pin to ground to reduce coupled switching noise.

14. INPUT UVLO

For all topologies, input UVLO is programmed with the turn-on threshold voltage ($V_{TURN-ON}$) and the desired hysteresis (V_{HYS}).

Method #1: If no PWM dimming is required, a two resistor network can be used. To set V_{HYS} , solve for R_{UV2} :

$$R_{UV2} = \frac{V_{HYS}}{20 \,\mu A}$$

To set V_{TURN-ON}, solve for R_{UV1}:

$$R_{UV1} = \frac{1.24V \times R_{UV2}}{V_{TURN-ON} - 1.24V}$$

Method #2: If PWM dimming is required, a three resistor network is suggested. To set $V_{TURN-ON}$, assume $R_{UV2}=10~k\Omega$ and solve for R_{UV1} as in Method #1. To set V_{HYS} , solve for R_{UVH} :

$$R_{UVH} = \frac{R_{UV1} x (V_{HYS} - 20 \mu A x R_{UV2})}{20 \mu A x (R_{UV1} + R_{UV2})}$$



15. SOFT-START

For all topologies, if soft-start is desired, find the start-up time without C_{SS} (t_{SU}):

$$t_{SU} = t_{VCC} + t_{CMP} + t_{CO}$$

Then, if the desired total start-up time (t_{TSU}) is larger than t_{SU} , solve for the base start-up time $(t_{SU-SS-BASE})$, assuming that a C_{SS} greater than 40% of C_{CMP} will be used:

$$t_{\text{SU-SS-BASE}} = 168\Omega \times C_{\text{BYP}} + 28 \text{ k}\Omega \times C_{\text{CMP}} + \frac{V_{\text{O}}}{I_{\text{LED}}} \times C_{\text{O}}$$

Then solve for C_{SS}:

$$C_{SS} = \frac{10 \,\mu\text{A}}{0.2\text{V}} \,\text{x} \, \left(t_{TSU} - t_{SU-SS-BASE}\right)$$

16. PWM DIMMING METHOD

PWM dimming can be performed several ways:

Method #1: Connect the dimming MosFET (Q_3) with the drain to the nDIM pin and the source to GND. Apply an external PWM signal to the gate of Q_{DIM} . A pull down resistor may be necessary to properly turn off Q_3 .

Method #2: Connect the anode of a Schottky diode to the nDIM pin. Apply an external inverted PWM signal to the cathode of the same diode.

The DDRV pin should be connected to the gate of the dimFET with or without level-shifting circuitry as described in the *PWM Dimming* section. The dimFET should be rated to handle the average LED current and the nominal output voltage.

17. ANALOG DIMMING METHOD

Analog dimming can be performed several ways:


Method #1: Place a potentiometer in place of the thermistor in the thermal foldback circuit shown in the *Thermal Folback / Analog Dimming* section.

Method #2: Place a potentiometer in series with the R_{CSH} resistor to dim the LED current from the nominal I_{LED} to near zero.

Method #3: Connect a controlled current source as detailed in the *Thermal Folback / Analog Dimming* section to the CSH pin. Increasing the current sourced into the CSH node will decrease the LEDs from the nominal I_{LED} to zero current in the same manner as the thermal foldback circuit.

Design Example

DESIGN #1 - BUCK-BOOST Application



SPECIFICATIONS

N = 6

 $V_{LED} = 3.5V$

 r_{LED} = 325 $m\Omega$

 $V_{IN} = 24V$

 $V_{IN-MIN} = 10V$

 $V_{\text{IN-MAX}} = 70V$

 $f_{SW} = 500 \text{ kHz}$

 $V_{SNS} = 100 \text{ mV}$

 $I_{LED} = 1A$

 $\Delta i_{L-PP} = 700 \text{ mA}$

 $\Delta i_{LED-PP} = 12 \text{ mA}$

 $\Delta v_{IN-PP} = 100 \text{ mV}$

 $I_{LIM} = 6A$

 $V_{TURN-ON} = 10V$

 $V_{HYS} = 3V$

 $V_{TURN-OFF} = 40V$

 $V_{HYSO} = 10V$

 $T_{BK} = 70^{\circ}C$

T_{END}= 120°C

 $t_{TSU} = 30 \text{ ms}$



1. OPERATING POINT

ShSolve for V_O and r_D :

$$V_0 = Nx V_{LED} = 6x3.5V = 21V$$

$$r_D = N x r_{LED} = 6 x 325 m\Omega = 1.95\Omega$$

Solve for D, D', D_{MAX}, and D_{MIN}:

$$D = \frac{V_O}{V_O + V_{IN}} = \frac{21V}{21V + 24V} = 0.467$$

$$D' = 1 - D = 1 - 0.467 = 0.533$$

$$D_{MIN} = \frac{V_O}{V_O + V_{IN-MAX}} = \frac{21V}{21V + 70V} = 0.231$$

$$D_{MAX} = \frac{V_O}{V_O + V_{INLMINI}} = \frac{21V}{21V + 10V} = 0.677$$

2. SWITCHING FREQUENCY

Solve for R_T:

$$R_T = \frac{1 + 1.95e^{-8} \, x \, f_{SW}}{1.40e^{-10} \, x \, f_{SW}} = \frac{1 + 1.95e^{-8} \, x \, 500 \, kHz}{1.40e^{-10} \, x \, 500 \, kHz} = 14.4 \, k\Omega$$

The closest standard resistor is 14.3 k Ω therefore f_{SW} is:

$$f_{SW} = \frac{1}{1.40e^{-10} \times R_T - 1.95e^{-8}}$$

$$f_{SW} = \frac{1}{1.40e^{-10} \times 14.3 \text{ k}\Omega - 1.95e^{-8}} = 504 \text{ kHz}$$

The chosen component from step 2 is:

$$R_T = 14.3 \text{ k}\Omega$$

3. AVERAGE LED CURRENT

Solve for R_{SNS}:

$$R_{SNS} = \frac{V_{SNS}}{I_{LED}} = \frac{100 \text{ mV}}{1 \text{A}} = 0.1\Omega$$

Assume R_{CSH} = 12.4 k Ω and solve for R_{HSP} :

$$R_{HSP} = \frac{I_{LED} \times R_{CSH} \times R_{SNS}}{1.24V} = \frac{1A \times 12.4 \text{ k}\Omega \times 0.1\Omega}{1.24V} = 1.0 \text{ k}\Omega$$

The closest standard resistor for R_{SNS} is actually 0.1Ω and for R_{HSP} is actually 1 $k\Omega$ therefore I_{LED} is:

$$I_{LED} = \frac{1.24 V \, x \, R_{HSP}}{R_{SNS} \, x \, R_{CSH}} = \frac{1.24 V \, x \, 1.0 \, k\Omega}{0.1\Omega \, x \, 12.4 \, k\Omega} = 1.0 A$$

The chosen components from step 3 are:

$$\begin{aligned} R_{SNS} &= 0.1\Omega \\ R_{CSH} &= 12.4 \text{ k}\Omega \\ R_{HSP} &= R_{HSN} = 1 \text{ k}\Omega \end{aligned}$$

4. THERMAL FOLDBACK

Find the resistances corresponding to T_{BK} and T_{END} (R_{NTC-BK} = 24.3 k Ω and R_{NTC-END} = 7.15 k Ω) from the manufacturer's datasheet. Assuming R_{REF1} = R_{REF2} = 49.9 k Ω , then R_{BIAS} = R_{NTC-BK}= 24.3 k Ω .

Solve for R_{GAIN}:

$$R_{GAIN} = \frac{\left(\frac{R_{REF1}}{R_{REF1} + R_{REF2}} - \frac{R_{NTC-END}}{R_{NTC-END} + R_{BIAS}}\right) \times 2.45V}{I_{CSH}}$$

$$R_{GAIN} = \frac{\left(\frac{1}{2} - \frac{7.15 \text{ k}\Omega}{7.15 \text{ k}\Omega + 24.3 \text{k}\Omega}\right) \times 2.45V}{100 \text{ uA}} = 6.68 \text{ k}\Omega$$

The chosen components from step 4 are:

$$R_{\text{GAIN}} = 6.81 \text{ k}\Omega$$

$$R_{\text{BIAS}} = 243 \text{ k}\Omega$$

$$R_{\text{REF1}} = R_{\text{REF2}} = 49.9 \text{ k}\Omega$$

5. INDUCTOR RIPPLE CURRENT

Solve for L1:

$$L1 = \frac{V_{IN} \times D}{\Delta i_{L-PP} \times f_{SW}} = \frac{24 V \times 0.467}{700 \text{ mA} \times 504 \text{ kHz}} = 32 \text{ }\mu\text{H}$$

The closest standard inductor is 33 μ H therefore Δi_{1-PP} is:

$$\Delta i_{\text{L-PP}} = \frac{V_{\text{IN}} \, x \, D}{\text{L1x} \, f_{\text{SW}}} = \frac{24 V \, x \, 0.467}{33 \, \mu H \, x \, 504 \, kHz} = 674 \, mA$$

Determine minimum allowable RMS current rating:

$$I_{L-RMS} = \frac{I_{LED}}{D'} x \sqrt{1 + \frac{1}{12} x \left(\frac{\Delta i_{L-PP} x D'}{I_{LED}}\right)^2}$$

$$I_{L-RMS} = \frac{1A}{0.533} x \sqrt{1 + \frac{1}{12} x \left(\frac{674 \text{ mA} x 0.533}{1A}\right)^2} = 1.89A$$

The chosen component from step 5 is:

6. OUTPUT CAPACITANCE

wsolve to be tall.com

$$C_{O} = \frac{I_{LED} \times D}{r_{D} \times \Delta i_{LED-PP} \times f_{SW}}$$

$$C_{O} = \frac{1A \times 0.467}{1.95\Omega \times 12 \text{ mA} \times 504 \text{ kHz}} = 39.6 \,\mu\text{F}$$

The closest capacitance totals 40 μF therefore $\Delta i_{I,FD-PP}$ is:

$$\Delta i_{LED-PP} = \frac{I_{LED} \times D}{r_D \times C_O \times f_{SW}}$$

$$\Delta i_{LED-PP} = \frac{1A \times 0.467}{1.95\Omega \times 40 \,\mu\text{F} \times 504 \,\text{kHz}} = 12 \,\text{mA}$$

Determine minimum allowable RMS current rating:

$$I_{CO-RMS} = I_{LED} \times \sqrt{\frac{D_{MAX}}{1 - D_{MAX}}} = 1A \times \sqrt{\frac{0.677}{1 - 0.677}} = 1.45A$$

The chosen components from step 6 are:

7. PEAK CURRENT LIMIT

Solve for RIIM:

$$R_{LIM} = \frac{245 \text{ mV}}{I_{LIM}} = \frac{245 \text{ mV}}{6A} = 0.041\Omega$$

The closest standard resistor is 0.04 Ω therefore ${\rm I_{LIM}}$ is:

$$I_{LIM} = \frac{245 \text{ mV}}{R_{LIM}} = \frac{245 \text{ mV}}{0.04 \Omega} = 6.13 \text{A}$$

The chosen component from step 7 is:

$$R_{LIM} = 0.04\Omega$$

8. SLOPE COMPENSATION

Solve for R_{SLP}:

$$R_{SLP} = \frac{1.5e^{13} \times L1}{V_O \times R_T \times R_{SNS}}$$

$$R_{SLP} = \frac{1.5e^{13} \times 33 \,\mu\text{H}}{21V \times 14.3 \,k\Omega \times 0.1\Omega} = 16.5 \,k\Omega$$

The chosen component from step 8 is:

$$R_{SLP} = 16.5 \text{ k}\Omega$$

9. LOOP COMPENSATION

 ω_{P1} is approximated:

$$\omega_{P1} = \frac{1+D}{r_D \times C_D} = \frac{1.467}{1.95\Omega \times 40 \,\mu\text{F}} = 19k \frac{\text{rad}}{\text{sec}}$$

 ω_{Z1} is approximated:

$$\omega_{Z1} = \frac{r_D \times D'^2}{D \times L1} = \frac{1.95\Omega \times 0.533^2}{0.467 \times 33 \mu H} = 36k \frac{rad}{sec}$$

T₁₁₀ is approximated:

$$T_{U0} = \frac{D' \times 620V}{(1+D) \times I_{LED} \times R_{LIM}} = \frac{0.533 \times 620V}{1.467 \times 1A \times 0.04\Omega} = 5630$$

To ensure stability, calculate ω_{P2} :

$$\omega_{P2} = \frac{\min(\omega_{P1}, \omega_{Z1})}{5 \times T_{LIO}} = \frac{\omega_{Z1}}{5 \times 5630} = \frac{19k \frac{\text{rad}}{\text{sec}}}{5 \times 5630} = 0.675 \frac{\text{rad}}{\text{sec}}$$

Solve for C_{CMP}:

$$C_{\text{CMP}} = \frac{1}{\omega_{\text{P2}} \times 5e^6 \Omega} = \frac{1}{0.675 \frac{\text{rad}}{\text{sec}} \times 5e^6 \Omega} = 0.30 \,\mu\text{F}$$

To attenuate switching noise, calculate ω_{P3} :

$$\omega_{P3} = (\max \omega_{P1}, \omega_{Z1}) \times 10 = \omega_{P1} \times 10$$

$$\omega_{P3} = 36 \, k \frac{\text{rad}}{\text{sec}} \times 10 = 360 k \frac{\text{rad}}{\text{sec}}$$

Assume R_{FS} = 10 Ω and solve for C_{FS} :

$$C_{FS} = \frac{1}{10\Omega \times \omega_{P3}} = \frac{1}{10\Omega \times 360 k \frac{\text{rad}}{\text{sec}}} = 0.28 \,\mu\text{F}$$

The chosen components from step 9 are:

$$C_{CMP} = 0.33 \,\mu\text{F}$$

 $R_{FS} = 10\Omega$
 $C_{FS} = 0.27 \,\mu\text{F}$



10. INPUT CAPACITANCE

^{aSh}Sôl√e f∂r the minimum C_{IN}:

$$C_{IN} = \frac{I_{LED} \times D}{\Delta v_{INLPR} \times f_{SW}} = \frac{1A \times 0.467}{100 \text{ mV} \times 504 \text{ kHz}} = 9.27 \,\mu\text{F}$$

To minimize power supply interaction a 200% larger capacitance of approximately 20 μF is used, therefore the actual $\Delta v_{\text{IN-PP}}$ is much lower. Since high voltage ceramic capacitor selection is limited, four 4.7 μF X7R capacitors are chosen. Determine minimum allowable RMS current rating:

$$I_{IN-RMS} = I_{LED} \times \sqrt{\frac{D_{MAX}}{1 - D_{MAX}}} = 1A \times \sqrt{\frac{0.677}{1 - 0.677}} = 1.45A$$

The chosen components from step 10 are:

$$C_{IN} = 4 \times 4.7 \mu F$$

11. NFET

Determine minimum Q1 voltage rating and current rating:

$$V_{T-MAX} = V_{IN-MAX} + V_{O} = 70V + 21V = 91V$$

$$I_{T-MAX} = \frac{0.677}{1 - 0.677} \times 1A = 2.1A$$

A 100V NFET is chosen with a current rating of 32A due to the low R_{DS-ON} = 50 m Ω . Determine I_{T-RMS} and P_T:

$$I_{T-RMS} = \frac{I_{LED}}{D'} \times \sqrt{D} = \frac{1A}{0.533} \times \sqrt{0.467} = 1.28A$$

$$P_T = I_{T-RMS}^2 x R_{DSON} = 1.28A^2 x 50 m\Omega = 82 mW$$

The chosen component from step 11 is:

$$Q1 \rightarrow 32A$$
, 100V, DPAK

12. DIODE

Determine minimum D1 voltage rating and current rating:

$$V_{RD-M\Delta X} = V_{IN-M\Delta X} + V_{O} = 70V + 21V = 91V$$

$$I_{D-MAX} = I_{LED} = 1A$$

A 100V diode is chosen with a current rating of 12A and V_D = 600 mV. Determine P_D :

$$P_D = I_D \times V_{ED} = 1A \times 600 \text{ mV} = 600 \text{ mW}$$

The chosen component from step 12 is:

13. INPUT UVLO

Solve for R_{IIV2}:

$$R_{UV2} = \frac{V_{HYS}}{20 \text{ uA}} = \frac{3V}{20 \text{ uA}} = 150 \text{ k}\Omega$$

The closest standard resistor is 150 k Ω therefore V_{HVS} is:

$$V_{HVS} = R_{10/2} \times 20 \,\mu A = 150 \,k\Omega \times 20 \,\mu A = 3V$$

Solve for R_{IIV1}:

$$R_{UV1} = \frac{1.24 Vx R_{UV2}}{V_{TURN-ON} - 1.24 V} = \frac{1.24 Vx 150 k\Omega}{10V - 1.24 V} = 21.2 k\Omega$$

The closest standard resistor is 21 k Ω making $V_{TURN-ON}$:

$$V_{\text{TURN-ON}} = \frac{1.24 \text{V} \times (R_{\text{UV}1} + R_{\text{UV}2})}{R_{\text{UV}1}}$$
$$V_{\text{TURN-ON}} = \frac{1.24 \text{V} \times (21 \text{k}\Omega + 150 \text{k}\Omega)}{21 \text{k}\Omega} = 10.1 \text{V}$$

The chosen components from step 13 are:

$$R_{UV1} = 21 \,\mathrm{k}\Omega$$
$$R_{UV2} = 150 \,\mathrm{k}\Omega$$

14. OUTPUT OVLO

Solve for R_{OV2}:

$$R_{OV2} = \frac{V_{HYSO}}{20 \,\mu A} = \frac{10V}{20 \,\mu A} = 500 \,k\Omega$$

The closest standard resistor is 499 k Ω therefore V_{HYSO} is:

$$V_{HYSO} = R_{OV2} \times 20 \mu A = 499 k\Omega \times 20 \mu A = 9.98 V$$

Solve for R_{OV1}:

$$R_{OV1} = \frac{1.24 Vx R_{OV2}}{V_{TUDN OFF} - 1.24 V} = \frac{1.24 Vx 499 k\Omega}{40 V - 1.24 V} = 16 k\Omega$$

The closest standard resistor is 15.8 k Ω making $V_{TURN-OFF}$:

$$V_{\text{TURN-OFF}} = \frac{1.24 \text{V} \times \left(\text{R}_{\text{OV1}} + \text{R}_{\text{OV2}} \right)}{\text{R}_{\text{OV1}}}$$

$$V_{\text{TURN-OFF}} = \frac{1.24 \text{V} \times \left(15.8 \text{ k}\Omega + 499 \text{ k}\Omega \right)}{15.8 \text{ k}\Omega} = 40.4 \text{V}$$

The chosen components from step 14 are:

$$R_{OV1} = 15.8 \text{ k}\Omega$$

 $R_{OV2} = 499 \text{ k}\Omega$

15. SOFT-START

wsolve to Sheet 4U.com

$$\begin{split} t_{\text{SU}} &= 168\Omega \times C_{\text{BYP}} + 36 \text{ k}\Omega \times C_{\text{CMP}} + \frac{V_{\text{O}}}{I_{\text{LED}}} \times C_{\text{O}} \\ t_{\text{SU}} &= 168\Omega \times 2.2 \text{ }\mu\text{F} + 36 \text{ k}\Omega \times 0.33 \text{ }\mu\text{F} + \frac{21\text{V}}{1\text{A}} \times 40 \text{ }\mu\text{F} \\ t_{\text{SU}} &= 13.1 \text{ ms} \end{split}$$

If $t_{\rm SU}$ is less than $t_{\rm TSU},$ solve for $t_{\rm SU\text{-}SS\text{-}BASE}\text{:}$

$$t_{\text{SU-SS-BASE}} = 168\Omega \, x \, C_{\text{BYP}} + 28 \, k\Omega \, x \, C_{\text{CMP}} + \frac{V_{\text{O}}}{I_{\text{LED}}} \, x \, C_{\text{O}}$$

$$t_{\text{SU-SS-BASE}} = 168\Omega\,x\,2.2\,\mu\text{F} + 28\,k\Omega\,x\,0.33\,\mu\text{F} + \frac{21\text{V}}{1\text{A}}\,x\,40\,\mu\text{F}$$

 $t_{SU-SS-BASE} = 10.5 \text{ ms}$

Solve for C_{SS} :

$$C_{SS} = \frac{(t_{TSU} - t_{SU-SS-BASE})}{20 \text{ k}\Omega} = \frac{(30 \text{ ms} - 10.5 \text{ ms})}{20 \text{ k}\Omega} = 975 \text{ nF}$$

The chosen component from step 15 is:

$$C_{SS} = 1 \mu F$$

DESIGN #1 Bill of Materials


Qty	Part ID	Part Value	Manufacturer	Part Number
1	LM3424	Boost controller	NSC	LM3424MH
1	C _{BYP}	2.2 µF X7R 10% 16V	MURATA	GRM21BR71C225KA12L
2	C _{CMP} , C _{NTC}	0.33 μF X7R 10% 25V	MURATA	GRM21BR71E334KA01L
1	C _{FS}	0.27 μF X7R 10% 25V	MURATA	GRM21BR71E274KA01L
4	C _{IN}	4.7 μF X7R 10% 100V	TDK	C5750X7R2A475K
4	Co	10 μF X7R 10% 50V	TDK	C4532X7R1H106K
1	C _{ov}	47 pF COG/NPO 5% 50V	AVX	08055A470JAT2A
1	C _{REF} , C _{SS}	1 μF X7R 10% 25V	MURATA	GRM21BR71E105KA01L
1	D1	Schottky 100V 12A	VISHAY	12CWQ10FNPBF
1	L1	33 μH 20% 6.3A	COILCRAFT	MSS1278-333MLB
1	Q1	NMOS 100V 32A	FAIRCHILD	FDD3682
1	Q2	PNP 150V 600 mA	FAIRCHILD	MMBT5401
1	R _{BIAS}	24.3 kΩ 1%	VISHAY	CRCW080524K3FKEA
1	R _{CSH}	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R _{FS}	10Ω 1%	VISHAY	CRCW080510R0FKEA
1	R _{GAIN}	6.81 kΩ 1%	VISHAY	CRCW08056K81FKEA
2	R _{HSP} , R _{HSN}	1.0 kΩ 1%	VISHAY	CRCW08051K00FKEA
1	R _{LIM}	0.04Ω 1% 1W	VISHAY	WSL2512R0400FEA
1	R _{OV1}	15.8 kΩ 1%	VISHAY	CRCW080515K8FKEA
1	R _{OV2}	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
2	R _{REF1} , R _{REF2}	49.9 kΩ 1%	VISHAY	CRCW080549K9FKEA
1	R _{SLP}	16.5 kΩ 1%	VISHAY	CRCW080516K5FKEA
1	R _{SNS}	0.1Ω 1% 1W	VISHAY	WSL2512R1000FEA
1	R _T	14.3 kΩ 1%	VISHAY	CRCW080514K3FKEA
1	R _{UV1}	21 kΩ 1%	VISHAY	CRCW080521K0FKEA
1	R _{UV2}	150 kΩ 1%	VISHAY	CRCW0805150KFKEA
1	NTC	Thermistor 100 kΩ 5%	TDK	NTCG204H154J



Applications Information

The following designs are provided as reference circuits. For a specific design, the steps in the *Design Procedure* section should be performed. In all designs, an RC filter (0.1 μ F, 10 Ω) is recommended at VIN placed as close as possible to the LM3424 device. This filter is not shown in the following designs.

DESIGN #2 - BOOST Application



Features

- Input: 8V to 28V
- Output: 9 LEDs at 1A
- 65°C 100°C Thermal Foldback
- · PWM Dimming up to 30kHz
- 700 kHz Switching Frequency


DESIGN #2 Bill of Materials

Qty	Part ID	Part Value	Manufacturer	Part Number
1	LM3424	Boost controller	NSC	LM3424MH
1	C _{BYP}	2.2 µF X7R 10% 16V	MURATA	GRM21BR71C225KA12L
1	C _{CMP}	0.1 μF X7R 10% 25V	MURATA	GRM21BR71E104KA01L
0	C _{FS}	DNP	Ì	
4	C _{IN}	4.7 μF X7R 10% 100V	TDK	C5750X7R2A475K
4	C _o	10 μF X7R 10% 50V	TDK	C4532X7R1H106K
1	C _{OV}	47 pF COG/NPO 5% 50V	AVX	08055A470JAT2A
2	C _{NTC} , C _{SS}	0.27 μF X7R 10% 25V	MURATA	GRM21BR71E274KA01L
1	C _{REF}	1 μF X7R 10% 25V	MURATA	GRM21BR71E105KA01L
1	D1	Schottky 60V 5A	COMCHIP	CDBC560-G
1	L1	33 μH 20% 6.3A	COILCRAFT	MSS1278-333MLB
2	Q1, Q2	NMOS 60V 8A	VISHAY	SI4436DY
1	Q3	NMOS 60V 115mA	ON-SEMI	2N7002ET1G
1	R _{BIAS}	19.6 kΩ 1%	VISHAY	CRCW080519K6FKEA
2	R _{CSH} , R _{OV1}	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R _{FS}	0Ω 1%	VISHAY	CRCW08050000Z0EA
1	R _{GAIN}	6.49 kΩ 1%	VISHAY	CRCW08056K49FKEA
2	R _{HSP} , R _{HSN}	1.0 kΩ 1%	VISHAY	CRCW08051K00FKEA
1	R _{LIM}	0.06Ω 1% 1W	VISHAY	WSL2512R0600FEA
1	R _{OV2}	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
2	R _{REF1} , R _{REF2}	49.9 kΩ 1%	VISHAY	CRCW080549K9FKEA
1	R _{SNS}	0.1Ω 1% 1W	VISHAY	WSL2512R1000FEA
2	R _{SLP} , R _{UV2}	10.0 kΩ 1%	VISHAY	CRCW080510K0FKEA
1	R _T	14.3 kΩ 1%	VISHAY	CRCW080514K3FKEA
1	R _{UV1}	1.82 kΩ 1%	VISHAY	CRCW08051K82FKEA
1	R _{UVH}	17.8 kΩ 1%	VISHAY	CRCW080517K8FKEA
1	NTC	Thermistor 100 kΩ 5%	TDK	NTCG204H154J



DESIGN #3 - BUCK-BOOST Application

aSheet4U.com



Features

Input: 10V to 30V

Output: 4 LEDs at 2A

PWM Dimming up to 10kHz

Analog Dimming

• 600 kHz Switching Frequency


DESIGN #3 Bill of Materials

Qty	Part ID	Part Value	Manufacturer	Part Number
1	LM3424	Boost controller	NSC	LM3424MH
1	C _B	100 pF COG/NPO 5% 50V	MURATA	GRM2165C1H101JA01D
1	C _{BYP}	2.2 µF X7R 10% 16V	MURATA	GRM21BR71C225KA12L
3	C_{CMP}, C_{REF}, C_{SS}	1 μF X7R 10% 25V	MURATA	GRM21BR71E105KA01L
1	C _F	0.1 μF X7R 10% 25V	MURATA	GRM21BR71E104KA01L
0	C _{FS}	DNP		
4	C _{IN}	6.8 µF X7R 10% 50V	TDK	C5750X7R1H685K
1	C _{NTC}	0.47 μF X7R 10% 25V	MURATA	GRM21BR71E474KA01L
4	Co	10 μF X7R 10% 50V	TDK	C4532X7R1H106K
1	C _{OV}	47 pF COG/NPO 5% 50V	AVX	08055A470JAT2A
1	D1	Schottky 100V 12A	VISHAY	12CWQ10FNPBF
1	D2	Zener 10V 500mA	ON-SEMI	BZX84C10LT1G
1	L1	22 μH 20% 7.2A	COILCRAFT	MSS1278-223MLB
2	Q1, Q2	NMOS 60V 8A	VISHAY	SI4436DY
1	Q3	NMOS 60V 260mA	ON-SEMI	2N7002ET1G
1	Q4	PNP 40V 200 mA	FAIRCHILD	MMBT5087
1	Q5	PNP 150V 600 mA	FAIRCHILD	MMBT5401
1	Q6	NPN 300V 600 mA	FAIRCHILD	MMBTA42
1	Q7	NPN 40V 200 mA	FAIRCHILD	MMBT6428
3	R_{BIAS} , R_{REF1} , R_{REF2}	49.9 kΩ 1%	VISHAY	CRCW080549K9FKEA
2	R _{CSH} , R _T	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R _F	10Ω 1%	VISHAY	CRCW080510R0FKEA
1	R _{FS}	0Ω 1%	VISHAY	CRCW08050000Z0EA
2	R _{GAIN} , R _{UV2}	10.0 kΩ 1%	VISHAY	CRCW080510K0FKEA
2	R _{HSP} , R _{HSN}	1.0 kΩ 1%	VISHAY	CRCW08051K00FKEA
1	R _{LIM}	0.04Ω 1% 1W	VISHAY	WSL2512R0400FEA
1	R _{OV1}	18.2 kΩ 1%	VISHAY	CRCW080518K2FKEA
1	R _{OV2}	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
1	R _{POT}	50 kΩ potentiometer	BOURNS	3352P-1-503
1	R _{PU}	4.99 kΩ 1%	VISHAY	CRCW08054K99FKEA
1	R _{SER}	499Ω 1%	VISHAY	CRCW0805499RFKEA
 1	R _{SLP}	34.0 kΩ 1%	VISHAY	CRCW080534K0FKEA
 1	R _{SNS}	0.05Ω 1% 1W	VISHAY	WSL2512R0500FEA
<u> </u>	R _{UV1}	1.43 kΩ 1%	VISHAY	CRCW08051K43FKEA
<u>'</u> 1	R _{UVH}	17.4 kΩ 1%	VISHAY	CRCW080517K4FKEA



DESIGN #4 - BOOST Application

Sheet4U.com



- Input: 18V to 38V
- Output: 12 LEDs at 700mA
- 85°C 125°C Thermal Foldback
- Analog Dimming
- 700 kHz Switching Frequency


DESIGN #4 Bill of Materials

Qty	Part ID	Part Value	Manufacturer	Part Number
1	LM3424	Boost controller	NSC	LM3424MH
1	C _{BYP}	2.2 µF X7R 10% 16V	MURATA	GRM21BR71C225KA12L
3	C _{CMP} , C _{REF} , C _{SS}	1 μF X7R 10% 25V	MURATA	GRM21BR71E105KA01L
1	C _{NTC}	0.33 μF X7R 10% 25V	MURATA	GRM21BR71E334KA01L
1	C _{FS}	0.1 μF X7R 10% 25V	MURATA	GRM21BR71E104KA01L
4	C _{IN}	4.7 μF X7R 10% 100V	TDK	C5750X7R2A475K
4	Co	10 μF X7R 10% 50V	TDK	C4532X7R1H106K
1	C _{OV}	47 pF COG/NPO 5% 50V	AVX	08055A470JAT2A
1	D1	Schottky 60V 5A	COMCHIP	CDBC560-G
1	L1	47 μH 20% 5.3A	COILCRAFT	MSS1278-473MLB
1	Q1	NMOS 60V 8A	VISHAY	SI4436DY
1	Q2	NPN 40V 200 mA	FAIRCHILD	MMBT3904
1	Q3, Q4 (dual pack)	Dual PNP 40V 200mA	FAIRCHILD	FFB3906
1	R _{ADJ}	100 kΩ potentiometer	BOURNS	3352P-1-104
1	R _{BIAS}	9.76 kΩ 1%	VISHAY	CRCW08059K76FKEA
1	R _{BIAS2}	17.4 kΩ 1%	VISHAY	CRCW080517K4FKEA
3	R _{CSH} , R _{OV1} , R _{UV1}	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R _{FS}	10Ω 1%	VISHAY	CRCW080510R0FKEA
1	R _{GAIN}	6.55 kΩ 1%	VISHAY	CRCW08056K55FKEA
3	R _{HSP} , R _{HSN} , R _{MAX}	1.0 kΩ 1%	VISHAY	CRCW08051K00FKEA
1	R _{LIM}	0.06Ω 1% 1W	VISHAY	WSL2512R0600FEA
1	R _{MAX}	15.8 kΩ 1%	VISHAY	CRCW080515K8FKEA
1	R _{OV2}	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
2	R _{REF1} , R _{REF2}	49.9 kΩ 1%	VISHAY	CRCW080549K9FKEA
2	R _{SLP} , R _T	10.0 kΩ 1%	VISHAY	CRCW080510K0FKEA
1	R _{SNS}	0.15Ω 1% 1W	VISHAY	WSL2512R1500FEA
1	R _{UV2}	100 kΩ 1%	VISHAY	CRCW0805100KFKEA
1	NTC	Thermistor 100 kΩ 5%	TDK	NTCG204H154J



DESIGN #5 - BUCK-BOOST Application

aSheet4U.com



- Input: 10V to 70V
- Output: 6 LEDs at 500mA
- PWM Dimming up to 10 kHz
- 5 sec Fade-up
- MosFET R_{DS-ON} Sensing
- 700 kHz Switching Frequency


DESIGN #5 Bill of Materials

Qty	Part ID	Part Value	Manufacturer	Part Number
1	LM3424	Boost controller	NSC	LM3424MH
1	C _B	100 pF COG/NPO 5% 50V	MURATA	GRM2165C1H101JA01D
1	C _{BYP}	2.2 µF X7R 10% 16V	MURATA	GRM21BR71C225KA12L
2	C _{CMP} , C _{SS}	1 μF X7R 10% 25V	MURATA	GRM21BR71E105KA01L
1	C _{REF}	0.01 μF X7R 10% 25V	MURATA	GRM21BR71E103KA01L
1	C _F	0.1 µF X7R 10% 25V	MURATA	GRM21BR71E104KA01L
0	C _{FS}	DNP		
4	C _{IN}	4.7 µF X7R 10% 100V	TDK	C5750X7R2A475K
1	C _{NTC}	10 μF X7R 10% 10V	MURATA	GRM21BR71A106KE51L
4	Co	10 μF X7R 10% 50V	TDK	C4532X7R1H106K
1	C _{ov}	47 pF COG/NPO 5% 50V	AVX	08055A470JAT2A
1	D1	Schottky 100V 12A	VISHAY	12CWQ10FNPBF
1	D2	Zener 10V 500mA	ON-SEMI	BZX84C10LT1G
1	L1	68 μH 20% 4.3A	COILCRAFT	MSS1278-683MLB
2	Q1, Q2	NMOS 100V 32A	FAIRCHILD	FDD3682
1	Q3	NMOS 60V 260mA	ON-SEMI	2N7002ET1G
1	Q4	PNP 40V 200mA	FAIRCHILD	MMBT5087
1	Q5	PNP 150V 600 mA	FAIRCHILD	MMBT5401
1	Q6	NPN 300V 600mA	FAIRCHILD	MMBTA42
1	Q7	NPN 40V 200mA	FAIRCHILD	MMBT6428
3	R _{BIAS} , R _{REF1} , R _{REF2}	49.9 kΩ 1%	VISHAY	CRCW080549K9FKEA
1	R _{CSH}	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R _{FS}	0Ω 1%	VISHAY	CRCW08050000Z0EA
3	R_{GAIN}, R_{T}, R_{UV2}	10.0 kΩ 1%	VISHAY	CRCW080510K0FKEA
2	R _{HSP} , R _{HSN}	1.0 kΩ 1%	VISHAY	CRCW08051K00FKEA
1	R _{ov1}	15.8 kΩ 1%	VISHAY	CRCW080515K8FKEA
1	R _{OV2}	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
1	R _{PU}	4.99 kΩ 1%	VISHAY	CRCW08054K99FKEA
1	R _{SER}	499Ω 1%	VISHAY	CRCW0805499RFKEA
1	R _{SNS}	0.2Ω 1% 1W	VISHAY	WSL2512R2000FEA
1	R _{SLP}	24.3 kΩ 1%	VISHAY	CRCW080524K3FKEA
1	R _{UV1}	1.43 kΩ 1%	VISHAY	CRCW08051K43FKEA
1	R _{UVH}	17.4 kΩ 1%	VISHAY	CRCW080517K4FKEA



DESIGN #6 - BUCK Application

aSheet4U.com



- Input: 15V to 50V
- Output: 3 LEDS AT 1.25A
- PWM Dimming up to 50 kHz
- Analog Dimming
- 700 kHz Switching Frequency


DESIGN #6 Bill of Materials

Qty	Part ID	Part Value	Manufacturer	Part Number
1	LM3424	Boost controller	NSC	LM3424MH
1	C _{BYP}	2.2 µF X7R 10% 16V	MURATA	GRM21BR71C225KA12L
2	C _{CMP} , C _{DIM}	0.1 μF X7R 10% 25V	MURATA	GRM21BR71E104KA01L
0	C _{FS}	DNP		
1	C _{NTC}	0.33 μF X7R 10% 25V	MURATA	GRM21BR71E334KA01L
4	C _{IN}	4.7 μF X7R 10% 100V	TDK	C5750X7R2A475K
0	Co	DNP		
1	C _{ov}	47 pF COG/NPO 5% 50V	AVX	08055A470JAT2A
1	C _{REF} , C _{SS}	1 μF X7R 10% 25V	MURATA	GRM21BR71E105KA01L
1	D1	Schottky 100V 12A	VISHAY	12CWQ10FNPBF
1	D2	Zener 10V 500mA	ON-SEMI	BZX84C10LT1G
1	L1	22 μH 20% 7.3A	COILCRAFT	MSS1278-223MLB
1	Q1	NMOS 60V 8A	VISHAY	SI4436DY
1	Q2	PMOS 30V 6.2A	VISHAY	SI3483DV
1	Q3	NMOS 60V 115mA	ON-SEMI	2N7002ET1G
1	Q4	PNP 150V 600 mA	FAIRCHILD	MMBT5401
3	R_{BIAS} , R_{REF1} , R_{REF2}	49.9 kΩ 1%	VISHAY	CRCW080549K9FKEA
1	R _{CSH}	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R _{FS}	0Ω 1%	VISHAY	CRCW08050000OZEA
1	R _{GAIN} , R _T	10.0 kΩ 1%	VISHAY	CRCW080510K0FKEA
2	R _{HSP} , R _{HSN}	1.0 kΩ 1%	VISHAY	CRCW08051K00FKEA
1	R _{LIM}	0.04Ω 1% 1W	VISHAY	WSL2512R0400FEA
1	R _{OV1}	21.5 kΩ 1%	VISHAY	CRCW080521K5FKEA
1	R _{OV2}	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
1	R _{POT}	50 kΩ potentiometer	BOURNS	3352P-1-503
2	R _{PU} , R _{UV2}	100 kΩ 1%	VISHAY	CRCW0805100KFKEA
1	R _{SLP}	36.5 kΩ 1%	VISHAY	CRCW080536K5FKEA
1	R _{SNS}	0.08Ω 1% 1W	VISHAY	WSL2512R0800FEA
1	R _{UV1}	11.5 kΩ 1%	VISHAY	CRCW080511K5FKEA

M3424

DESIGN #7 - BUCK-BOOST Application

aSheet4U.com



- Input: 15V to 60V
- Output: 8 LEDs at 2.5A
- 80°C 110°C Thermal Foldback
- 500 kHz Switching Frequency
- External Synchronization > 500 kHz


DESIGN #7 Bill of Materials

Qty	Part ID	Part Value	Manufacturer	Part Number
1	LM3424	Boost controller	NSC	LM3424MH
2	C _{AC} , C _{FLT}	100 pF COG/NPO 5% 50V	MURATA	GRM2165C1H101JA01D
1	C _{BYP}	2.2 µF X7R 10% 16V	MURATA	GRM21BR71C225KA12L
3	C_{CMP}, C_{NTC}, C_{SS}	0.33 μF X7R 10% 25V	MURATA	GRM21BR71E334KA01L
1	C _{FS}	0.1 μF X7R 10% 25V	MURATA	GRM21BR71E104KA01L
4	C _{IN}	4.7 μF X7R 10% 100V	TDK	C5750X7R2A475K
4	Co	10 μF X7R 10% 50V	TDK	C4532X7R1H106K
1	C _{OV}	47 pF COG/NPO 5% 50V	AVX	08055A470JAT2A
1	C _{REF}	1 μF X7R 10% 25V	MURATA	GRM21BR71E105KA01L
1	D1	Schottky 100V 12A	VISHAY	12CWQ10FNPBF
1	L1	22 µH 20% 7.2A	COILCRAFT	MSS1278-223MLB
1	Q1	NMOS 100V 32A	FAIRCHILD	FDD3682
1	Q2	PNP 150V 600 mA	FAIRCHILD	MMBT5401
1	R _{BIAS}	11.5 kΩ 1%	VISHAY	CRCW080511K5FKEA
2	R _{CSH} , R _{OV1}	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R _{FS}	10Ω 1%	VISHAY	CRCW080510R0FKEA
1	R _{GAIN}	5.49 kΩ 1%	VISHAY	CRCW08055K49FKEA
2	R _{HSP} , R _{HSN}	1.0 kΩ 1%	VISHAY	CRCW08051K00FKEA
2	R _{LIM} , R _{SNS}	0.04Ω 1% 1W	VISHAY	WSL2512R0400FEA
1	R _{OV1}	15.8 kΩ 1%	VISHAY	CRCW080515K8FKEA
1	R _{OV2}	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
2	R _{REF1} , R _{REF2}	49.9 kΩ 1%	VISHAY	CRCW080549K9FKEA
1	R _{SLP}	20.5 kΩ 1%	VISHAY	CRCW080520K5FKEA
1	R _T	14.3 kΩ 1%	VISHAY	CRCW080514K3FKEA
1	R _{UV1}	13.7 kΩ 1%	VISHAY	CRCW080513K7FKEA
1	R _{UV2}	150 kΩ 1%	VISHAY	CRCW0805150KFKEA
1	NTC	Thermistor 100 kΩ 5%	TDK	NTCG204H154J



DESIGN #8 - SEPIC Application

aSheet4U.com




- Input: 9V to 36V
- Output: 5 LEDs at 750mA
- 60°C 120°C Thermal Foldback
- PWM Dimming up to 30 kHz
- 500 kHz Switching Frequency

DESIGN #8 Bill of Materials

Qty	Part ID	Part Value	Manufacturer	Part Number
1	LM3424	Boost controller	NSC	LM3424MH
1	C _{BYP}	2.2 μF X7R 10% 16V	MURATA	GRM21BR71C225KA12L
3	C _{CMP} , C _{NTC} , C _{SS}	0.47 μF X7R 10% 25V	MURATA	GRM21BR71E474KA01L
0	C _{FS}	DNP		
4	C _{IN}	4.7 μF X7R 10% 100V	TDK	C5750X7R2A475K
4	C _O	10 μF X7R 10% 50V	TDK	C4532X7R1H106K
1	C _{SEP}	1.0 µF X7R 10% 100V	TDK	C4532X7R2A105K
1	C _{OV}	47 pF COG/NPO 5% 50V	AVX	08055A470JAT2A
1	C _{REF}	1 μF X7R 10% 25V	MURATA	GRM21BR71E105KA01L
1	D1	Schottky 60V 5A	COMCHIP	CDBC560-G
2	L1, L2	68 μH 20% 4.3A	COILCRAFT	DO3340P-683
2	Q1, Q2	NMOS 60V 8A	VISHAY	SI4436DY
1	Q3	NMOS 60V 115 mA	ON-SEMI	2N7002ET1G
1	R _{BIAS}	23.7 kΩ 1%	VISHAY	CRCW080523K7FKEA
1	R _{CSH}	12.4 kΩ 1%	VISHAY	CRCW080512K4FKEA
1	R _{FS}	0Ω 1%	VISHAY	CRCW08050000OZEA
1	R _{GAIN}	9.31 kΩ 1%	VISHAY	CRCW08059K31FKEA
2	R _{HSP} , R _{HSN}	750Ω 1%	VISHAY	CRCW0805750RFKEA
1	R _{LIM}	0.04Ω 1% 1W	VISHAY	WSL2512R0400FEA
1	R _{OV1}	15.8 kΩ 1%	VISHAY	CRCW080515K8FKEA
1	R _{OV2}	499 kΩ 1%	VISHAY	CRCW0805499KFKEA
2	R _{REF1} , R _{REF2}	49.9 kΩ 1%	VISHAY	CRCW080549K9FKEA
1	R _{SLP}	20.0 kΩ 1%	VISHAY	CRCW080520K0FKEA
1	R _{SNS}	0.1Ω 1% 1W	VISHAY	WSL2512R1000FEA
1	R _T	14.3 kΩ 1%	VISHAY	CRCW080514K3FKEA
1	R _{UV1}	1.62 kΩ 1%	VISHAY	CRCW08051K62FKEA
1	R _{UV2}	10.0 kΩ 1%	VISHAY	CRCW080510K0FKEA
1	R _{UVH}	16.9 kΩ 1%	VISHAY	CRCW080516K9FKEA
1	NTC	Thermistor 100 kΩ 5%	TDK	NTCG204H154J



Physical Dimensions inches (millimeters) unless otherwise noted



TSSOP-20 Pin EP Package (MXA)
For Ordering, Refer to Ordering Information Table
NS Package Number MXA20A

www.DataSheet4U.com	Notes	LM3424

☐ V**□**ataSheet4U.com

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
Wireless (PLL/VCO)	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com