February 6, 2008



# LM3881 Power Sequencer

#### **General Description**

The LM3881 Power Sequencer offers the easiest method to control power up and power down of multiple power supplies (switching or linear regulators). By staggering the startup sequence, it is possible to avoid latch conditions or large in-rush currents that can affect the reliability of the system.

Available in MSOP-8 package, the Power Sequencer contains a precision enable pin and three open drain output flags. Upon enabling the LM3881, the three output flags will sequentially release, after individual time delays, permitting the connected power supplies to startup. The output flags will follow a reverse sequence during power down to avoid latch conditions. Time delays are defined using an external capacitor and the output flag states can be inverted by the user.


#### **Features**

- Easiest method to sequence rails
- Power up and power down control
- Input voltage range of 2.7V to 5.5V
- Small footprint MSOP-8 package
- Low quiescent current of 80 µA
- Output invert feature
- Timing controlled by small value external capacitor


#### **Applications**

- Multiple Supply Sequencing
- Microprocessor / Microcontroller Sequencing
- FPGA Sequencing

### **Typical Application Circuit**



## **Connection Diagram**



## **Ordering Information**

	Order Number	Package Type	NSC Package Drawing	Supplied As
www.Do	rtaSheet4U <sub>1</sub> 2M3881MM	MSOP-8	MUA08A	1000 Units on Tape and Reel
	LM3881MMX			3500 Units on Tape and Reel

# **Pin Descriptions**

Pin #	Name	Function
1	VCC	Input Supply
2	EN	Precision Enable
3	GND	Ground
4	INV	Output Logic Invert
5	TADJ	Timer Adjust
6	FLAG3	Open Drain Output #3
7	FLAG2	Open Drain Output #2
8	FLAG1	Open Drain Output #1

### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

VCC, EN, INV, TADJ, FLAG1,

FLAG2, FLAG3 to GND -0.3V to +6.0V Storage Temperature Range -65°C to +150°C Junction Temperature 150°C

Lead Temperature (Soldering, 5

sec.) 260°C

Minimum ESD Rating (Note 2) 2 kV

### **Operating Ratings** (Note 1)

VCC to GND 2.7V to 5.5V

EN, INV, TADJ, FLAG1, FLAG2,

FLAG3 to GND -0.3V to VCC + 0.3V Junction Temperature -40°C to +125°C

**Electrical Characteristics** Specifications with standard typeface are for  $T_J = 25$ °C, and those in bold face type apply over the full Operating Temperature Range ( $T_J = -40$ °C to +125°C). Minimum and Maximum limits are guaranteed through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25$ °C and are provided for reference purposes only.  $V_{CC} = 3.3V$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
www.DataSheet4L	Jlcom		(Note 3)	(Note 4)	(Note 3)	
I <sub>Q</sub>	Operating Quiescent Current			80	110	μA
Open Drain Flags		·	•	•	•	
I <sub>FLAG</sub>	FLAGx Leakage Current	$V_{FLAGx} = 3.3V$		0.001	1	μA
V <sub>OL</sub>	FLAGx Output Voltage Low	I <sub>FLAGx</sub> = 1.2 mA			0.4	V
Time Delays			•	•	•	
I <sub>TADJ_SRC</sub>	TADJ Source Current		4	12	20	μΑ
I <sub>TADJ_SNK</sub>	TADJ Sink Current		4	12	20	μΑ
V <sub>HTH</sub>	High Threshold Level		1.0	1.22	1.4	V
V <sub>LTH</sub>	Low Threshold Level		0.3	0.5	0.7	V
T <sub>CLK</sub>	Clock Cycle	C <sub>ADJ</sub> = 10 nF		1.2		ms
T <sub>D1</sub> , T <sub>D4</sub>	Flag Time Delay		9		10	Clock
						Cycles
$T_{D2},T_{D3},T_{D5},T_{D6}$	Flag Time Delay			8		Clock
						Cycles
ENABLE Pin						
$V_{\sf EN}$	EN Pin Threshold		1.0	1.22	1.5	V
I <sub>EN</sub>	EN Pin Pull-up Current	$V_{EN} = 0V$		7		μΑ
INV Pin		·	•	•	•	
V <sub>IH_INV</sub>	Invert Pin V <sub>IH</sub>		90%			V
			VCC			
V <sub>IL_INV</sub>	Invert Pin V <sub>IL</sub>				10%	V
					vcc	


**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but does not guarantee specific performance limits. For guaranteed specifications and conditions, see the Electrical Characteristics.

Note 2: The human body model is a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor into each pin.


Note 3: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate National's Average Outgoing Quality Level (AOQL).

Note 4: Typical numbers are at 25°C and represent the most likely parametric norm.

## Typical Performance Characteristics $V_{CC} = 3.3V$ unless otherwise specified.




**Quiescent Current vs Temperature** 




30048415






Time Delay vs  $V_{IN}$  ( $C_{ADJ} = 10 \text{ nF Nominal}$ )




30048417


## **Time Delay vs Temperature**




 ${
m V_{FLAG}}~{
m vs}~{
m V_{IN}}$ (INV Low,  $R_{FLAG} = 100 \text{ k}\Omega$ )



30048419



www.DataSheet4U.com




### **Application Information**

#### **OVERVIEW**

The LM3881 Power Sequencer provides a simple solution for sequencing multiple rails in a controlled manner. A clock signal is established that facilitates control of the power up and power down of three open drain FET output flags. These flags permit connection to shutdown or enable pins of linear regulators and/or switching regulators to control the power supplies' operation. This allows a complete power system to be designed without worrying about large in-rush currents or latch-up conditions that can occur during an uncontrolled startup. An invert (INV) pin is provided that reverses the logic

of the output flags. This pin should be tied to a logic output high or low and not allowed to remain open circuit. The following discussion assumes the INV pin is held low such that the flag output is active high.

A small external timing capacitor is connected to the TADJ pin that establishes the clock waveform. This capacitor is linearly charged/discharged by a fixed current source/sink, denoted  $I_{\text{TADJ\_SRC}}/I_{\text{TADJ\_SNK}},$  of magnitude 12  $\mu\text{A}$  between predefined voltage threshold levels, denoted  $V_{\text{LTH}}$  and  $V_{\text{HTH}},$  to generate the timing waveform as shown in the following diagram.



**FIGURE 1. TADJ Pin Timing Waveform** 

Thus, the clock cycle duration is directly proportional to the timing capacitor value. Considering the TADJ voltage threshold levels and the charge/discharge current magnitude, it can be shown that the timing capacitor-clock period relationship is typically 120 µs/nF. For example, a 10 nF capacitor sets up a clock period of 1.2 ms.


The timing sequence of the LM3881 is controlled by the enable (EN) pin. Upon power up, all the flags are held low until the precision enable pin exceeds its threshold. After the EN pin is asserted, the power up sequence will commence and the open-drain flags will be sequentially released.

An internal counter will delay the first flag (FLAG1) from rising until a fixed time period, denoted by  $T_{\rm D1}$  in the following timing diagram, elapses. This corresponds to at least nine, maximum ten, clock cycles depending on where EN is asserted relative to the clock signal. Upon release of the first flag, an-

other timer will begin to delay the release of the second flag (FLAG2). This time delay, denoted  $T_{D2},$  corresponds to exactly eight clock periods. Similarly, FLAG3 is released after time delay  $T_{D3},$  again eight clock cycles, has expired. Accordingly, a TADJ capacitor of 10 nF generates typical time delays  $T_{D2}$  and  $T_{D3}$  of 9.6 ms and  $T_{D1}$  of between 10.8 ms and 12.0 ms

The power down sequence is the same as power up, but in reverse order. When the EN pin is de-asserted, a timer will begin that delays the third flag (FLAG3) from pulling low. The second and first flag will then follow in a sequential manner after their appropriate time delays. These time delays, denoted  $T_{\rm D4},\,T_{\rm D5},\,T_{\rm D6},$  are equal to  $T_{\rm D1},\,T_{\rm D2},\,T_{\rm D3},$  respectively. For robustness, the pull down FET associated with each flag is designed such that it can sustain a short circuit to VCC.





www.DataSheet4U.com

FIGURE 2. Power Up Sequence, INV Low




FIGURE 3. Power Up Sequence, INV High




FIGURE 4. Power Down Sequence, INV Low

www.DataSheet4U.com




FIGURE 5. Power Down Sequence, INV High

#### **ENABLE CIRCUIT**

The enable circuit is designed with an internal comparator, referenced to a bandgap voltage (1.22V), to provide a precision threshold. This allows the timing to be set externally using a capacitor as shown in the diagram below. Alternatively, sequencing can be based on a certain event such as a line voltage reaching 90% of its nominal value by employing a resistor divider from VCC to Enable.




FIGURE 6. Precision Enable Circuit

Using the internal pull-up current source to charge the external capacitor  $C_{\text{EN}}$ , the time delay while the enable voltage reaches the required threshold, assuming EN is charging from 0V, can be calculated by the equation as follows.

$$T_{\text{enable\_delay}} = \frac{1.22 \text{V x C}_{\text{EN}}}{7 \, \mu \text{A}}$$




FIGURE 7. Enable Delay Timing

A resistor divider can also be used to enable the LM3881 based on exceeding a certain VCC supply voltage threshold. Care needs to be taken when sizing the resistor divider to include the effects of the internal EN pull-up current source. The supply voltage for which EN is asserted is given by

$$VCC_{ENABLE} = 1.22V \left(1 + \frac{R_{EN1}}{R_{EN2}}\right) - 7 \mu A (R_{EN1}IIR_{EN2})$$




FIGURE 8. Enable Based On Input Supply Level

One of the features of the enable pin is that it provides glitch free operation. The timer will start counting at a rising threshold, but will always reset if the enable pin is de-asserted before the first output flag is released. This is illustrated in the timing diagram below, assuming INV is low.




FIGURE 9. Enable Glitch Timing, INV Low

If the EN pin remains high for the entire power up sequence, then the part will operate as shown in the standard timing diagrams. However, if the EN signal is de-asserted before the power-up sequence is completed, the part will enter a controlled shutdown. This allows the system to initiate a controlled power sequence, preventing any latch conditions to occur. The following timing diagrams describe the flag sequence if the EN pin is de-asserted after FLAG1 releases, but before the entire power-up sequence is completed. INV is assumed low.




FIGURE 10. Incomplete Sequence Timing, INV Low

Notes	_M3881
van van De de Chandellane	
www.DataSheet4U.com	

#### Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench	
Audio	www.national.com/audio	Analog University	www.national.com/AU	
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes	
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts	
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/greer	
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging	
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality	
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns	
Power Management	www.national.com/power	Feedback	www.national.com/feedback	
Switching Regulators	www.national.com/switchers			
LDOs	www.national.com/ldo			
LED Lighting	www.national.com/led			
PowerWise	www.national.com/powerwise			
Serial Digital Interface (SDI)	www.national.com/sdi			
Temperature Sensors	www.national.com/tempsensors			
Wireless (PLL/VCO)	www.national.com/wireless			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLÉTENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS. NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: new.feedback@nsc.com

Tel: 1-800-272-9959

National Semiconductor Europe **Technical Support Center** Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288

National Semiconductor Asia **Pacific Technical Support Center** Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com