

# LM3S102 Microcontroller

DATA SHEET

Copyright © 2006 Luminary Micro, Inc.

www.DataSheet4U.com

DS-LM3S102-04

## **Legal Disclaimers and Trademark Information**

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro

Copyright © 2006 Luminary Micro, Inc. All rights reserved. Stellaris and the Luminary Micro logo are trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks, and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 2499 South Capital of Texas Hwy, Suite A-100 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com





## **Table of Contents**

Legal	Disclaimers and Trademark Information	2
Revis	ion History	15
About	t This Document	
Audier	ICE	
About	This Manual	
Relate	d Documents	16
Docum	nentation Conventions	
1.	Architectural Overview	
1.1	Product Features	19
4 <b>1.2</b> 0m	Target Applications	
1.3	High-Level Block Diagram	23
1.4	Functional Overview	24
1.4.1	ARM Cortex™-M3	24
1.4.2	Motor Control Peripherals	
1.4.3	Analog Peripherals	
1.4.4	Serial Communications Peripherals	
1.4.5	System Peripherals	
1.4.6	Memory Peripherals	
1.4.7	Additional Features	
1.4.8	Hardware Details	
1.5	System Block Diagram	
2.	ARM Cortex-M3 Processor Core	
2.1	Block Diagram	
2.2	Functional Description	
2.2.1	Serial Wire and JTAG Debug	
2.2.2	Embedded Trace Macrocell (ETM)	
2.2.3 2.2.4	Trace Port Interface Unit (TPIU) ROM Table	
2.2.4	Memory Protection Unit (MPU)	
2.2.5	Nested Vectored Interrupt Controller (NVIC)	
3.	Memory Map	
-		
4.	Interrupts	
5.	JTAG Interface	
5.1	Block Diagram	
5.2	Functional Description	
5.2.1	JTAG Interface Pins	
5.2.2 5.2.3	JTAG TAP Controller	
5.2.3 5.2.4	Shift Registers Operational Considerations	
5.2.4 5.3	Initialization and Configuration	
5.4	Register Descriptions	
5.4.1	Instruction Register (IR)	
5.4.1	Data Registers	
6	•	
<b>6.</b>	System Control	48
<b>6.</b> 6.1 6.1.1	•	<b> 48</b> 48

		10
6.1.2	Reset Control	
6.1.3	Power Control	
6.1.4	Clock Control	
6.1.5	System Control	
6.2	Initialization and Configuration	54
6.3	Register Map	54
6.4	Register Descriptions	
7.	Internal Memory	86
7.1	Block Diagram	
7.1		
	Functional Description	
7.2.1	SRAM Memory	
7.2.2	Flash Memory	
et4 <b>7.3</b> om	Initialization and Configuration	
7.3.1	Changing Flash Protection Bits	
7.3.2	Flash Programming	
7.4	Register Map	
7.5	Register Descriptions	
8.	General-Purpose Input/Outputs (GPIOs)	
8.1	Block Diagram	
8.2	Functional Description	
8.2.1	Data Register Operation	
8.2.2	Data Direction	
8.2.3	Interrupt Operation	
8.2.4	Mode Control	
8.2.5	Pad Configuration	
8.2.6	Identification	
8.3	Initialization and Configuration	
8.4	Register Map	
-		
8.5	Register Descriptions	
9.	General-Purpose Timers	
9.1	Block Diagram	
9.2	Functional Description	
9.2.1	GPTM Reset Conditions	
9.2.2	32-Bit Timer Operating Modes	
9.2.3	16-Bit Timer Operating Modes	
9.3	Initialization and Configuration	
9.3.1	32-Bit One-Shot/Periodic Timer Mode	
9.3.2	32-Bit Real-Time Clock (RTC) Mode	
9.3.3	16-Bit One-Shot/Periodic Timer Mode	
9.3.4	16-Bit Input Edge Count Mode	
9.3.5	16-Bit Input Edge Timing Mode	
9.3.6	16-Bit PWM Mode	
9.4	Register Map	
9.5	Register Descriptions	
10.		
10. 10.1	Watchdog Timer	
	Block Diagram	
10.2	Functional Description	
10.3	Initialization and Configuration	
10.4	Register Map	

10.5	Register Descriptions	172
11.	Universal Asynchronous Receiver/Transmitter (UART)	. 193
11.1	Block Diagram	194
11.2	Functional Description	
11.2.1	Transmit/Receive Logic	
11.2.2	Baud-Rate Generation	
11.2.3	Data Transmission FIFO Operation	
11.2.4	Interrupts	
11.2.6	Loopback Operation	
11.3	Initialization and Configuration	
11.4	Register Map	198
et4 <b>1155</b> n	Register Descriptions	199
12.	Synchronous Serial Interface (SSI)	. 229
12.1	Block Diagram	
12.2	Functional Description	230
12.2.1	Bit Rate Generation	
12.2.2	FIFO Operation	
12.2.3 12.2.4	Interrupts Frame Formats	
12.2.4	Initialization and Configuration	
12.4	Register Map	
12.5	Register Descriptions	
13.	Inter-Integrated Circuit (I2C) Interface	
13.1	Block Diagram	
13.2	Functional Description	
13.2.1	I <sup>2</sup> C Bus Functional Overview	
13.2.2	Available Speed Modes	
13.3	Initialization and Configuration	
13.4	Register Map	
13.5	Register Descriptions (I2C Master)	
13.6	Register Descriptions (I2C Slave)	
14.	Analog Comparator	
14.1	Block Diagram	
14.2	Functional Description	
14.2.1 14.3	Internal Reference Programming Initialization and Configuration	
14.4	Register Map	
14.5	Register Descriptions	
15.	Pin Diagram	
16.	Signal Tables	
17.	Operating Characteristics	
18.	Electrical Characteristics	
18.1	DC Characteristics	
18.1.1	Maximum Ratings	316
18.1.2	Recommended DC Operating Conditions	
18.1.3	On-Chip Low Drop-Out (LDO) Regulator Characteristics	
18.1.4	Power Specifications	318

18.1.5	Flash Memory Characteristics	. 318
18.2	AC Characteristics	. 319
18.2.1	Load Conditions	. 319
18.2.2		
	Analog Comparator	
	I <sup>2</sup> C	
	Synchronous Serial Interface (SSI)	
	JTAG and Boundary Scan	
	General-Purpose I/O	
18.2.8	Reset	. 326
19.	Package Information	329
Appen	dix A. Serial Flash Loader	330
4 <b>A</b> .com	Interfaces	. 330
A.1.1	UART	. 330
A.1.2	SSI	. 330
A.2	Packet Handling	. 330
A.2.1	Packet Format	. 331
A.2.2	Sending Packets	. 331
A.2.3	Receiving Packets	. 331
A.3	Commands	. 331
A.3.1	COMMAND_PING (0x20)	
A.3.2	COMMAND_GET_STATUS (0x23)	
A.3.3	COMMAND_DOWNLOAD (0x21)	
A.3.4	COMMAND_SEND_DATA (0x24)	
A.3.5	COMMAND_RUN (0x22)	
A.3.6	COMMAND_RESET (0x25)	. 333
	ng and Contact Information	
	g Information	
Develo	oment Kit	. 334
Compa	ny Information	. 334
Suppor	Ínformation	. 335

## List of Figures

Figure 1-1.	Stellaris High-Level Block Diagram	23				
Figure 1-2.	LM3S102 Controller System-Level Block Diagram	29				
Figure 2-1.	CPU Block Diagram					
Figure 2-2.	TPIU Block Diagram					
Figure 5-1.	TAG Module Block Diagram					
Figure 5-2.	Test Access Port State Machine					
Figure 5-3.	IDCODE Register Format					
Figure 5-4.	BYPASS Register Format					
Figure 5-5.	Boundary Scan Register Format					
Figure 6-1.	External Circuitry to Extend Reset					
Figure 6-2.	Main Clock Tree					
Figure 7-1.	Flash Block Diagram					
Figure 8-1.	GPIO Module Block Diagram					
Figure 8-2.	GPIO Port Block Diagram					
Figure 8-3.	GPIODATA Write Example					
Figure 8-4.	GPIODATA Read Example					
Figure 9-1.	GPTM Module Block Diagram					
Figure 9-2.	16-Bit Input Edge Count Mode Example					
Figure 9-3.	16-Bit Input Edge Time Mode Example					
Figure 9-4.	16-Bit PWM Mode Example					
Figure 10-1.	WDT Module Block Diagram					
Figure 11-1.	UART Module Block Diagram					
Figure 11-2.	UART Character Frame.					
Figure 12-1.	SSI Module Block Diagram					
Figure 12-2.	TI Synchronous Serial Frame Format (Single Transfer)					
Figure 12-3.	TI Synchronous Serial Frame Format (Continuous Transfer)					
Figure 12-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0					
Figure 12-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0					
Figure 12-6.	Freescale SPI Frame Format with SPO=0 and SPH=1					
Figure 12-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0					
Figure 12-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0					
Figure 12-9.	Freescale SPI Frame Format with SPO=1 and SPH=1					
Figure 12-10.	MICROWIRE Frame Format (Single Frame)					
Figure 12-11.	MICROWIRE Frame Format (Continuous Transfer)					
Figure 12-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements					
Figure 13-1.	I <sup>2</sup> C Block Diagram					
Figure 13-2.	I <sup>2</sup> C Bus Configuration					
Figure 13-3.	Data Validity During Bit Transfer on the I <sup>2</sup> C Bus					
Figure 13-4.	START and STOP Conditions					
Figure 13-5.	Complete Data Transfer with a 7-Bit Address					
Figure 13-6.	R/S Bit in First Byte					
Figure 13-7.	Master Single SEND					
Figure 13-8.	Master Single RECEIVE					
Figure 13-9.	Master Burst SEND					
Figure 13-10.	Master Burst RECEIVE					
Figure 13-11.	Master Burst RECEIVE after Burst SEND					

Figure 13-12.	Master Burst SEND after Burst RECEIVE	271
Figure 13-13.	Slave Command Sequence	272
Figure 14-1.	Analog Comparator Module Block Diagram	296
Figure 14-2.	Structure of Comparator Unit	297
Figure 14-3.	Comparator Internal Reference Structure	298
Figure 15-1.	Pin Connection Diagram	307
Figure 18-1.	Load Conditions	319
Figure 18-2.	I <sup>2</sup> C Timing	321
Figure 18-3.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	322
Figure 18-4.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	323
Figure 18-5.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	323
Figure 18-6.	JTAG Test Clock Input Timing	325
<sup>4</sup> Figure 18-7.	JTAG Test Access Port (TAP) Timing	325
Figure 18-8.	JTAG TRST Timing	325
Figure 18-9.	External Reset Timing (RST)	327
Figure 18-10.	Power-On Reset Timing	327
Figure 18-11.	Brown-Out Reset Timing	327
Figure 18-12.	Software Reset Timing	327
Figure 18-13.	Watchdog Reset Timing	328
Figure 18-14.	LDO Reset Timing	328
Figure 19-1.	28-Pin SOIC Package	329

## **List of Tables**

Table 1-1.	Documentation Conventions	16
Table 3-1.	Memory Map	33
Table 4-1.	Exception Types	35
Table 4-2.	Interrupts	
Table 5-1.	JTAG Port Pins Reset State	
Table 5-2.	JTAG Instruction Register Commands	44
Table 6-1.	System Control Register Map	54
Table 6-2.	VADJ to VOUT	
Table 6-3.	PLL Mode Control	
Table 6-4.	Default Crystal Field Values and PLL Programming	77
Table 7-1.	Flash Protection Policy Combinations	88
Table 7-2.	Flash Register Map	89
Table 8-1.	GPIO Pad Configuration Examples	104
Table 8-2.	GPIO Interrupt Configuration Example	105
Table 8-3.	GPIO Register Map	106
Table 9-1.	16-Bit Timer With Prescaler Configurations	142
Table 9-2.	GPTM Register Map	148
Table 10-1.	WDT Register Map	. 171
Table 11-1.	UART Register Map	198
Table 12-1.	SSI Register Map	
Table 13-1.	Examples of I <sup>2</sup> C Master Timer Period versus Speed Mode	273
Table 13-2.	I <sup>2</sup> C Register Map	274
Table 13-3.	Write Field Decoding for I2CMCS[3:0] Field	278
Table 14-1.	Comparator 0 Operating Modes	297
Table 14-2.	Internal Reference Voltage and ACREFCTL Field Values	298
Table 14-3.	Analog Comparator Register Map	299
Table 16-1.	Signals by Pin Number	308
Table 16-2.	Signals by Signal Name	310
Table 16-3.	Signals by Function, Except for GPIO	312
Table 16-4.	GPIO Pins and Alternate Functions	313
Table 17-1.	Temperature Characteristics	315
Table 17-2.	Thermal Characteristics	315
Table 18-1.	Maximum Ratings	316
Table 18-2.	Recommended DC Operating Conditions	316
Table 18-3.	LDO Regulator Characteristics	
Table 18-4.	Power Specifications	
Table 18-5.	Flash Memory Characteristics	318
Table 18-6.	Phase Locked Loop (PLL) Characteristics	319
Table 18-7.	Clock Characteristics	
Table 18-8.	Analog Comparator Characteristics	
Table 18-9.	Analog Comparator Voltage Reference Characteristics	320
Table 18-10.	I <sup>2</sup> C Characteristics	320
Table 18-11.	SSI Characteristics	322
Table 18-12.	JTAG Characteristics	324
Table 18-13.	GPIO Characteristics	326
Table 18-14.	Reset Characteristics	326

9

## **List of Registers**

System Cor	ntrol	
Register 1:	Device Identification 0 (DID0), offset 0x000	
Register 2:	Device Identification 1 (DID1), offset 0x004	57
Register 3:	Device Capabilities 0 (DC0), offset 0x008	59
Register 4:	Device Capabilities 1 (DC1), offset 0x010	60
Register 5:	Device Capabilities 2 (DC2), offset 0x014	61
Register 6:	Device Capabilities 3 (DC3), offset 0x018	62
Register 7:	Device Capabilities 4 (DC4), offset 0x01C	
Register 8:	Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030	64
Register 9:	LDO Power Control (LDOPCTL), offset 0x034	65
Register 10:	Software Reset Control 0 (SRCR0), offset 0x040	66
Register 11:	Software Reset Control 1 (SRCR1), offset 0x044	67
Register 12:	Software Reset Control 2 (SRCR2), offset 0x048	68
Register 13:	Raw Interrupt Status (RIS), offset 0x050	69
Register 14:	Interrupt Mask Control (IMC), offset 0x054	70
Register 15:	Masked Interrupt Status and Clear (MISC), offset 0x058	72
Register 16:	Reset Cause (RESC), offset 0x05C	73
Register 17:	Run-Mode Clock Configuration (RCC), offset 0x060	74
Register 18:	XTAL to PLL Translation (PLLCFG), offset 0x064	78
Register 19:	Run-Mode Clock Gating Control 0 (RCGC0), offset 0x100	
Register 20:	Sleep-Mode Clock Gating Control 0 (SCGC0), offset 0x110	79
Register 21:	Deep-Sleep-Mode Clock Gating Control 0 (DCGC0), offset 0x120	
Register 22:	Run-Mode Clock Gating Control 1 (RCGC1), offset 0x104	80
Register 23:	Sleep-Mode Clock Gating Control 1 (SCGC1), offset 0x114	
Register 24:	Deep-Sleep-Mode Clock Gating Control 1 (DCGC1), offset 0x124	
Register 25:	Run-Mode Clock Gating Control 2 (RCGC2), offset 0x108	
Register 26:	Sleep-Mode Clock Gating Control 2 (SCGC2), offset 0x118	
Register 27:	Deep-Sleep-Mode Clock Gating Control 2 (DCGC2), offset 0x128	
Register 28:	Deep-Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	
Register 29:	Clock Verification Clear (CLKVCLR), offset 0x150	
Register 30:	Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160	
Internal Mer	nory	
Register 1:	Flash Memory Protection Read Enable (FMPRE), offset 0x130	
Register 2:	Flash Memory Protection Program Enable (FMPPE), offset 0x134	
Register 3:	USec Reload (USECRL), offset 0x140	
Register 4:	Flash Memory Address (FMA), offset 0x000	
Register 5:	Flash Memory Data (FMD), offset 0x004	
Register 6:	Flash Memory Control (FMC), offset 0x008	
Register 7:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	
Register 8:	Flash Controller Interrupt Mask (FCIM), offset 0x010	
Register 9:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	
General-Pu	rpose Input/Outputs (GPIOs)	100
Register 1:	GPIO Data (GPIODATA), offset 0x000	
Register 2:	GPIO Direction (GPIODIR), offset 0x400	
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	

Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	112
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	114
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	115
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	117
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	119
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	120
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	121
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	122
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	124
Register 18:	GPIO Digital Input Enable (GPIODEN), offset 0x51C	125
Register 19:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	126
Register 20:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	127
Register 21:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	128
Register 22:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	129
Register 23:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	130
Register 24:	GPIO Peripheral Identification 1(GPIOPeriphID1), offset 0xFE4	131
Register 25:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	132
Register 26:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	133
Register 27:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	134
Register 28:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	135
Register 29:	GPIO PrimeCell Identification 2 (GPIOPCelIID2), offset 0xFF8	136
Register 30:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	137
General-Pu	pose Timers	138
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	150
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	152
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	153
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	157
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	160
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	
Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	163
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	165
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	166
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	167
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	169
Watchdog T	ïmer	170
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	173
		175
Register 2:	Watchdog Load (WDTLEAD), onset 0x000	

Register 3:	Watchdog Control (WDTCTL), offset 0x008	175
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	176
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	177
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	178
Register 7:	Watchdog Lock (WDTLOCK), offset 0xC00	179
Register 8:	Watchdog Test (WDTTEST), offset 0x418	
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	181
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	182
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	183
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	184
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	185
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	186
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	187
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	188
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	189
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	190
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	191
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC	192
Universal A	synchronous Receiver/Transmitter (UART)	193
Register 1:	UART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	202
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	
Register 5:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	
Register 6:	UART Line Control (UARTLCRH), offset 0x02C	
Register 7:	UART Control (UARTCTL), offset 0x030	
Register 8:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	211
Register 9:	UART Interrupt Mask (UARTIM), offset 0x038	
Register 10:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	214
Register 11:	UART Masked Interrupt Status (UARTMIS), offset 0x040	215
Register 12:	UART Interrupt Clear (UARTICR), offset 0x044	216
Register 13:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	217
Register 14:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	218
Register 15:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	219
Register 16:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	220
Register 17:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	221
Register 18:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	222
Register 19:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	223
Register 20:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	224
Register 21:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	225
Register 22:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	226
Register 23:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	227
Register 24:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	228
Synchrono	us Serial Interface (SSI)	229
Register 1:	SSI Control 0 (SSICR0), offset 0x000	
Register 2:	SSI Control 1 (SSICR1), offset 0x004	
Register 3:	SSI Data (SSIDR), offset 0x008	
Register 4:	SSI Status (SSISR), offset 0x00C	
-		

Register 6:         SSI Interrupt Mask (SSIIM), offset 0x014	Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	247
Register 8:       SSI Masked Interrupt Status (SSIMIS), offset 0x01C	Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	248
Register 9:       SSI Interrupt Clear (SSIICR), offset 0x020.       251         Register 10:       SSI Peripheral Identification 4 (SSIPeriphID5), offset 0xFD4.       253         Register 11:       SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4.       253         Register 13:       SSI Peripheral Identification 7 (SSIPeriphID0), offset 0xFD2.       255         Register 14:       SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0.       256         Register 15:       SSI Peripheral Identification 0 (SSIPeriphID1), offset 0xFE4.       257         Register 16:       SSI Peripheral Identification 0 (SSIPeriphID2), offset 0xFE6.       258         Register 17:       SSI PrimeCell Identification 1 (SSIPCeIIID0), offset 0xFF6.       260         Register 18:       SSI PrimeCell Identification 1 (SSIPCeIIID1), offset 0xFF4.       261         Register 20:       SSI PrimeCell Identification 1 (SSIPCeIIID2), offset 0xFF6.       263         Inter-Integrated Circuit (I2C) Interface       264       263         Register 1:       I2C Master Slave Address (I2CMSA), offset 0x000       276         Register 3:       I2C Master Data (I2CMDR), offset 0x004.       276         Register 4:       I2C Master Timer Period (I2CMTPR), offset 0x010       283         Register 5:       I2C Master Timerupt Status (I2CMRIS), offset 0x010       284	Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	249
Register 10:       SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0.       252         Register 11:       SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD8.       254         Register 12:       SSI Peripheral Identification 0 (SSIPeriphID7), offset 0xFD0.       255         Register 13:       SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0.       256         Register 14:       SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4.       257         Register 15:       SSI Peripheral Identification 1 (SSIPeriphID2), offset 0xFE4.       258         Register 16:       SSI Peripheral Identification 1 (SSIPCeIIID1), offset 0xFE4.       258         Register 17:       SSI PrimeCell Identification 1 (SSIPCeIIID1), offset 0xFF4.       261         Register 10:       SSI PrimeCell Identification 1 (SSIPCeIIID1), offset 0xFF4.       261         Register 20:       SSI PrimeCell Identification 1 (SSIPCeIIID1), offset 0xFF4.       261         Register 11:       I2C Master Slave Address (I2CMSA), offset 0x000.       275         Register 21:       I2C Master Control/Status (I2CMCS), offset 0x004.       276         Register 3:       I2C Master Nawe Address (I2CMMR), offset 0x014.       284         Register 4:       I <sup>2</sup> C Master Interrupt Mask (I2CMMIS), offset 0x014.       284         Register 7:       I <sup>2</sup> C Master Interrupt Mask (I2CMMIS), offs	Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	250
Register 11:       SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4.       253         Register 12:       SSI Peripheral Identification 6 (SSIPeriphID7), offset 0xFDC.       255         Register 13:       SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFE0.       256         Register 14:       SSI Peripheral Identification 1 (SSIPeriphID7), offset 0xFE4.       257         Register 15:       SSI Peripheral Identification 1 (SSIPeriphID2), offset 0xFE4.       257         Register 16:       SSI Peripheral Identification 2 (SSIPeriphID3), offset 0xFE6.       259         Register 17:       SSI Peripheral Identification 1 (SSIPCeIIID1), offset 0xFF4.       261         Register 20:       SSI PrimeCeII Identification 2 (SSIPCeIIID2), offset 0xFF4.       262         Register 21:       SSI PrimeCeII Identification 3 (SSIPCeIIID2), offset 0xFF4.       263         Inter-Integrated Circuit (I2C) Interface       264       265         Register 1:       12C Master Slave Address (I2CMSA), offset 0x000.       275         Register 3:       12C Master Control/Status (I2CMCN), offset 0x004.       276         Register 4:       12C Master Timer Period (I2CMTPR), offset 0x002.       282         Register 5:       12C Master Interrupt Mask (I2CMINR), offset 0x014.       284         Register 6:       12C Master Interrupt Status (I2CMRIS), offset 0x014.       284 <td>Register 9:</td> <td>SSI Interrupt Clear (SSIICR), offset 0x020</td> <td> 251</td>	Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	251
Register 12:       SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8.       254         Register 13:       SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFE0.       255         Register 14:       SSI Peripheral Identification 1 (SSIPeriphID2), offset 0xFE4.       257         Register 15:       SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE4.       257         Register 17:       SSI Peripheral Identification 3 (SSIPeriphID2), offset 0xFE6.       258         Register 18:       SSI PrimeCell Identification 3 (SSIPCeIIID0), offset 0xFF6.       260         Register 19:       SSI PrimeCell Identification 1 (SSIPCeIIID1), offset 0xFF6.       260         Register 21:       SSI PrimeCell Identification 3 (SSIPCeIIID2), offset 0xFF6.       263         Inter-Integrated Circuit (12C) Interface       264       261         Register 1:       12C Master Slave Address (12CMSA), offset 0x000.       275         Register 3:       12C Master Control/Status (12CMCS), offset 0x001.       282         Register 4:       12C Master Interrupt Mask (12CMIRR), offset 0x014.       284         Register 5:       12C Master Interrupt Mask (12CMIRS), offset 0x014.       284         Register 6:       12C Master Interrupt Mask (12CMIRS), offset 0x014.       284         Register 7:       12C Master Interrupt Mask (12CMIRS), offset 0x014.       284	Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	252
Register 13:       SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC.       255         Register 14:       SSI Peripheral Identification 0 (SSIPeriphID1), offset 0xFE0.       256         Register 15:       SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4.       257         Register 16:       SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFEC.       259         Register 17:       SSI PrimeCell Identification 1 (SSIPCeIIID0), offset 0xFF0.       260         Register 19:       SSI PrimeCell Identification 1 (SSIPCeIIID2), offset 0xFF4.       261         Register 21:       SSI PrimeCell Identification 3 (SSIPCeIIID2), offset 0xFF8.       262         Register 11:       I2C Master Slave Address (I2CMSA), offset 0x000       275         Register 11:       I2C Master Control/Status (I2CMCS), offset 0x000       276         Register 3:       I2C Master Timer Period (I2CMTPR), offset 0x00C       282         Register 4:       I <sup>2</sup> C Master Interrupt Mask (I2CMIR), offset 0x010       283         Register 5:       I <sup>2</sup> C Master Interrupt Mask (I2CMIR), offset 0x014       284         Register 6:       I <sup>2</sup> C Master Interrupt Mask (I2CMIR), offset 0x012       287         Register 9:       I <sup>2</sup> C Master Interrupt Clar (I2CMCR), offset 0x002       287         Register 10:       I <sup>2</sup> C Slave Control/Status (I2CMRR), offset 0x014       284 <td>Register 11:</td> <td>SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4</td> <td> 253</td>	Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	253
Register 14:       SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0.       256         Register 15:       SSI Peripheral Identification 1 (SSIPeriphID2), offset 0xFE8.       257         Register 17:       SSI Peripheral Identification 3 (SSIPeriphID2), offset 0xFE8.       258         Register 18:       SSI PrimeCell Identification 3 (SSIPeriphID3), offset 0xFE0.       260         Register 19:       SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4.       261         Register 20:       SSI PrimeCell Identification 2 (SSIPCelIID3), offset 0xFF6.       263         Inter-Integrated Circuit (I2C) Interface       264         Register 1:       I2C Master Slave Address (I2CMSA), offset 0x000       275         Register 3:       I2C Master Control/Status (I2CMCS), offset 0x004.       276         Register 4:       I <sup>2</sup> C Master Timer Period (I2CMTPR), offset 0x002.       282         Register 5:       I <sup>2</sup> C Master Interrupt Mask (I2CMINR), offset 0x010.       283         Register 6:       I <sup>2</sup> C Master Interrupt Status (I2CMIS), offset 0x014.       284         Register 7:       I <sup>2</sup> C Master Interrupt Status (I2CMIS), offset 0x012.       286         Register 9:       I <sup>2</sup> C Master Interrupt Status (I2CMICR), offset 0x012.       286         Register 11:       I <sup>2</sup> C S Iave Ontol/Status (I2CMICR), offset 0x012.       286         Register 11	Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	254
Register 15:       SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4       257         Register 16:       SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE6       258         Register 17:       SSI PrimeCell Identification 3 (SSIPceIIID0), offset 0xFF6       260         Register 19:       SSI PrimeCell Identification 1 (SSIPceIIID1), offset 0xFF6       260         Register 20:       SSI PrimeCell Identification 2 (SSIPceIIID2), offset 0xFF6       262         Register 21:       SSI PrimeCell Identification 3 (SSIPceIIID2), offset 0xFF6       263         Inter-Integrated Circuit (I2C) Interface       264         Register 1:       I2C Master Slave Address (I2CMSA), offset 0x000       275         Register 3:       I2C Master Control/Status (I2CMCS), offset 0x004       276         Register 3:       I2C Master Interrupt Mask (I2CMIRR), offset 0x010       283         Register 4:       I <sup>2</sup> C Master Interrupt Mask (I2CMIRR), offset 0x010       283         Register 5:       I <sup>2</sup> C Master Interrupt Status (I2CMRIS), offset 0x014       284         Register 8:       I <sup>2</sup> C Master Interrupt Status (I2CMRIS), offset 0x014       284         Register 9:       I <sup>2</sup> C Master Configuration (I2CMCR), offset 0x010       288         Register 11:       I <sup>2</sup> C S Iave Control/Status (I2CMCR), offset 0x014       284         Register 13:	Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	255
Register 16:       SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8       258         Register 17:       SSI PrimeCell Identification 3 (SSIPeriphID3), offset 0xFEC       259         Register 18:       SSI PrimeCell Identification 0 (SSIPCeIIID2), offset 0xFFC       260         Register 20:       SSI PrimeCell Identification 1 (SSIPCeIIID2), offset 0xFFA       261         Register 21:       SSI PrimeCell Identification 3 (SSIPCeIIID2), offset 0xFFA       263         Inter-Integrated Circuit (I2C) Interface       264         Register 21:       I2C Master Slave Address (I2CMSA), offset 0x000       275         Register 3:       I2C Master Control/Status (I2CMCS), offset 0x004       276         Register 3:       I2C Master Timer Period (I2CMITPR), offset 0x004       281         Register 4:       I <sup>2</sup> C Master Interrupt Mask (I2CMINR), offset 0x010       283         Register 5:       I <sup>2</sup> C Master Raw Interrupt Status (I2CMRIS), offset 0x014       284         Register 6:       I <sup>2</sup> C Master Configuration (I2CMICR), offset 0x014       284         Register 9:       I <sup>2</sup> C Master Configuration (I2CMICR), offset 0x010       283         Register 9:       I <sup>2</sup> C Master Configuration (I2CMICR), offset 0x010       286         Register 11:       I <sup>2</sup> C Slave Own Address (I2CSOAR), offset 0x004       289         Register 12:       I <sup>2</sup> C Slave	Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	256
Register 17:SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC259Register 18:SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFFA260Register 19:SSI PrimeCell Identification 1 (SSIPCellID2), offset 0xFFA261Register 20:SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC263Inter-Integrated Circuit (I2C) Interface264Register 11:I2C Master Slave Address (I2CMSA), offset 0x000275Register 3:I2C Master Control/Status (I2CMCS), offset 0x004276Register 3:I2C Master Control/Status (I2CMCS), offset 0x004281Register 4:I²C Master Timer Period (I2CMTPR), offset 0x000283Register 5:I²C Master Interrupt Mask (I2CMINR), offset 0x010283Register 7:I²C Master Interrupt Status (I2CMRIS), offset 0x014284Register 7:I²C Master Interrupt Status (I2CMINR), offset 0x014284Register 9:I²C Master Interrupt Clear (I2CMICR), offset 0x010283Register 9:I²C Master Interrupt Clear (I2CMICR), offset 0x010285Register 11:I²C Slave Own Address (I2CSOAR), offset 0x004289Register 12:I²C Slave Own Address (I2CSOAR), offset 0x004289Register 13:I²C Slave Interrupt Mask (I2CSINR), offset 0x004293Register 14:I²C Slave Interrupt Status (I2CSNIS), offset 0x014294Register 15:I²C Slave Interrupt Status (I2CSNIS), offset 0x014294Register 16:I²C Slave Interrupt Status (I2CSNIS), offset 0x014293Register 16:I²C Slave Inter	Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	257
Register 18:SSI PrimeCell Identification 0 (SSIPCeIIID0), offset 0xFF0.260Register 19:SSI PrimeCell Identification 1 (SSIPCeIIID2), offset 0xFF4.261Register 20:SSI PrimeCell Identification 3 (SSIPCeIIID3), offset 0xFFC.263Inter-Integrated Circuit (I2C) Interface264Register 1:I2C Master Slave Address (I2CMSA), offset 0x000.275Register 1:I2C Master Control/Status (I2CMCS), offset 0x000.276Register 1:I2C Master Control/Status (I2CMCS), offset 0x004.276Register 3:I2C Master Timer Period (I2CMTPR), offset 0x000.281Register 4:I <sup>2</sup> C Master Timer Period (I2CMTPR), offset 0x010.283Register 5:I <sup>2</sup> C Master Interrupt Mask (I2CMINR), offset 0x014.284Register 6:I <sup>2</sup> C Master Interrupt Status (I2CMRIS), offset 0x014.284Register 7:I <sup>2</sup> C Master Interrupt Clear (I2CMICR), offset 0x01C.286Register 9:I <sup>2</sup> C Master Configuration (I2CMCR), offset 0x01C.286Register 9:I <sup>2</sup> C Master Configuration (I2CMCR), offset 0x000.288Register 11:I <sup>2</sup> C Slave Control/Status (I2CSOAR), offset 0x000.288Register 11:I <sup>2</sup> C Slave Interrupt Mask (I2CSINR), offset 0x000.291Register 11:I <sup>2</sup> C Slave Interrupt Mask (I2CSINR), offset 0x000.292Register 11:I <sup>2</sup> C Slave Interrupt Mask (I2CSINR), offset 0x000.292Register 11:I <sup>2</sup> C Slave Interrupt Mask (I2CSINR), offset 0x000.292Register 11:I <sup>2</sup> C Slave Interrupt Mask (I2CSINR), offset 0x000.292Register 11: <td>Register 16:</td> <td>SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8</td> <td> 258</td>	Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	258
Register 19:       SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	259
Register 20:       SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8.       262         Register 21:       SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC.       263         Inter-Integrated Circuit (I2C) Interface       264         Register 1:       I2C Master Slave Address (I2CMSA), offset 0x000.       275         Register 2:       I2C Master Control/Status (I2CMCS), offset 0x004.       276         Register 3:       I2C Master Data (I2CMDR), offset 0x008.       281         Register 4:       I <sup>2</sup> C Master Interrupt Mask (I2CMIMR), offset 0x000.       283         Register 5:       I <sup>2</sup> C Master Interrupt Mask (I2CMINR), offset 0x010.       283         Register 6:       I <sup>2</sup> C Master Interrupt Status (I2CMRIS), offset 0x014.       284         Register 7:       I <sup>2</sup> C Master Interrupt Clear (I2CMICR), offset 0x010.       285         Register 8:       I <sup>2</sup> C Master Interrupt Clear (I2CMICR), offset 0x010.       286         Register 9:       I <sup>2</sup> C Master Configuration (I2CMCR), offset 0x000.       287         Register 9:       I <sup>2</sup> C Master Control/Status (I2CSOR), offset 0x004.       289         Register 10:       I <sup>2</sup> C Slave Control/Status (I2CSOR), offset 0x004.       289         Register 11:       I <sup>2</sup> C Slave Control/Status (I2CSIMR), offset 0x004.       291         Register 12:       I <sup>2</sup> C Slave Interrupt Mask (I2CSIMR	Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	260
Register 21:SSI PrimeCell Identification 3 (SSIPCeIIID3), offset 0xFFC.263Inter-Integrated Circuit (I2C) Interface264Register 1:I2C Master Slave Address (I2CMSA), offset 0x000275Register 2:I2C Master Control/Status (I2CMCS), offset 0x004.276Register 3:I2C Master Data (I2CMDR), offset 0x008.281Register 4:1²C Master Data (I2CMTPR), offset 0x000.282Register 5:I²C Master Interrupt Mask (I2CMIRN), offset 0x010.283Register 6:I²C Master Interrupt Status (I2CMRIS), offset 0x014.284Register 7:I²C Master Interrupt Status (I2CMIRS), offset 0x014.284Register 8:I²C Master Interrupt Clear (I2CMICR), offset 0x012.286Register 9:I²C Master Configuration (I2CMCR), offset 0x020.287Register 10:I²C Slave Control/Status (I2CSCSR), offset 0x004.289Register 11:I²C Slave Control/Status (I2CSCR), offset 0x004.289Register 12:I²C Slave Interrupt Mask (I2CSIMR), offset 0x0010.293Register 13:I²C Slave Interrupt Mask (I2CSIRS), offset 0x014.294Register 14:I²C Slave Interrupt Clear (I2CSICR), offset 0x018.295Analog Comparator296Register 14:I²C Slave Interrupt Clear (I2CSICR), offset 0x018.300Register 14:I²C Slave Interrupt Clear (I2CSICR), offset 0x018.300Register 15:I²C Slave Interrupt Clear (I2CSICR), offset 0x018.300Register 16:I²C Slave Interrupt Clear (I2CSICR), offset 0x018.300Register 16: <td< td=""><td>Register 19:</td><td>SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4</td><td> 261</td></td<>	Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	261
Inter-Integrated Circuit (I2C) Interface264Register 1:I2C Master Slave Address (I2CMSA), offset 0x000275Register 2:I2C Master Control/Status (I2CMCS), offset 0x004276Register 3:I2C Master Data (I2CMDR), offset 0x008281Register 4:I^2 Master Timer Period (I2CMTPR), offset 0x00C282Register 5:I^2 Master Interrupt Mask (I2CMIMR), offset 0x010283Register 6:I^2 Master Interrupt Mask (I2CMINS), offset 0x014284Register 7:I^2 Master Raw Interrupt Status (I2CMMIS), offset 0x018285Register 7:I^2 Master Interrupt Clear (I2CMICR), offset 0x010283Register 9:I^2 C Master Configuration (I2CMCR), offset 0x020287Register 9:I^2 C Slave Own Address (I2CSOAR), offset 0x002288Register 11:I^2 C Slave Own Address (I2CSOR), offset 0x004289Register 12:I^2 C Slave Control/Status (I2CSIMR), offset 0x004291Register 13:I^2 C Slave Data (I2CSDR), offset 0x00C292Register 14:I^2 C Slave Raw Interrupt Status (I2CSINS), offset 0x014294Register 15:I^2 C Slave Masked Interrupt Status (I2CSINS), offset 0x014294Register 16:I^2 C Slave Interrupt Clear (I2CSICR), offset 0x018300Register 11:Analog Comparator Masked Interrupt Status (ACMIS), offset 0x04301Register 12:I^2 C Slave Interrupt Clear (I2CSICR), offset 0x018302Register 14:I^2 C Slave Interrupt Clear (I2CSICR), offset 0x018300Register 15:I^2 C Slave Interrupt Clear (I2CSICR	Register 20:		
Register 1:I2C Master Slave Address (I2CMSA), offset 0x000275Register 2:I2C Master Control/Status (I2CMCS), offset 0x004276Register 3:I2C Master Data (I2CMDR), offset 0x008281Register 4:I <sup>2</sup> C Master Timer Period (I2CMTPR), offset 0x00C282Register 5:I <sup>2</sup> C Master Interrupt Mask (I2CMIMR), offset 0x010283Register 6:I <sup>2</sup> C Master Interrupt Mask (I2CMINR), offset 0x010283Register 7:I <sup>2</sup> C Master Raw Interrupt Status (I2CMRIS), offset 0x014284Register 7:I <sup>2</sup> C Master Configuration (I2CMCR), offset 0x012285Register 8:I <sup>2</sup> C Master Configuration (I2CMCR), offset 0x010286Register 9:I <sup>2</sup> C Master Configuration (I2CMCR), offset 0x012287Register 10:I <sup>2</sup> C Slave Own Address (I2CSOAR), offset 0x000288Register 11:I <sup>2</sup> C Slave Control/Status (I2CSCSR), offset 0x004289Register 12:I <sup>2</sup> C Slave Interrupt Mask (I2CSIMR), offset 0x00C292Register 13:I <sup>2</sup> C Slave Raw Interrupt Status (I2CSMIS), offset 0x014294Register 14:I <sup>2</sup> C Slave Masked Interrupt Status (I2CSMIS), offset 0x014294Register 15:I <sup>2</sup> C Slave Interrupt Mask (I2CSICR), offset 0x018295Analog Comparator296Register 1:Analog Comparator Masked Interrupt Status (ACMIS), offset 0x04301Register 3:Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10303Register 4:Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10303Register 5:Analog Comp	Register 21:	SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC	263
Register 1:I2C Master Slave Address (I2CMSA), offset 0x000275Register 2:I2C Master Control/Status (I2CMCS), offset 0x004276Register 3:I2C Master Data (I2CMDR), offset 0x008281Register 4:I <sup>2</sup> C Master Timer Period (I2CMTPR), offset 0x00C282Register 5:I <sup>2</sup> C Master Interrupt Mask (I2CMIMR), offset 0x010283Register 6:I <sup>2</sup> C Master Interrupt Mask (I2CMINR), offset 0x010283Register 7:I <sup>2</sup> C Master Raw Interrupt Status (I2CMRIS), offset 0x014284Register 7:I <sup>2</sup> C Master Configuration (I2CMCR), offset 0x012285Register 8:I <sup>2</sup> C Master Configuration (I2CMCR), offset 0x010288Register 9:I <sup>2</sup> C Master Configuration (I2CMCR), offset 0x020287Register 10:I <sup>2</sup> C Slave Own Address (I2CSOAR), offset 0x004289Register 11:I <sup>2</sup> C Slave Control/Status (I2CSCSR), offset 0x004289Register 12:I <sup>2</sup> C Slave Interrupt Mask (I2CSIMR), offset 0x00C292Register 13:I <sup>2</sup> C Slave Raw Interrupt Status (I2CSMIS), offset 0x014294Register 14:I <sup>2</sup> C Slave Masked Interrupt Status (I2CSMIS), offset 0x014294Register 15:I <sup>2</sup> C Slave Interrupt Mask (I2CSICR), offset 0x018295Analog Comparator296Register 1:Analog Comparator Masked Interrupt Status (ACMIS), offset 0x04301Register 3:Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10303Register 3:Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10303Register 5:Analog Comp	Inter-Integra	ated Circuit (I2C) Interface	. 264
Register 3:I2C Master Data (I2CMDR), offset 0x008	-		
Register 4:I²C Master Timer Period (I2CMTPR), offset 0x00C282Register 5:I²C Master Interrupt Mask (I2CMIMR), offset 0x010283Register 6:I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014284Register 7:I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018285Register 8:I²C Master Interrupt Clear (I2CMICR), offset 0x01C286Register 9:I²C Slave Configuration (I2CMCR), offset 0x020287Register 10:I²C Slave Own Address (I2CSOAR), offset 0x000288Register 11:I²C Slave Control/Status (I2CSCSR), offset 0x004289Register 12:I²C Slave Interrupt Mask (I2CSIMR), offset 0x000292Register 13:I²C Slave Interrupt Mask (I2CSIMR), offset 0x000293Register 14:I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014294Register 16:I²C Slave Interrupt Clear (I2CSICR), offset 0x018295Analog Comparator296Register 11:Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04301Register 2:Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04302Register 3:Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10303Register 4:Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10303Register 5:Analog Comparator Status 0 (ACSTAT0), offset 0x24305	Register 2:	I2C Master Control/Status (I2CMCS), offset 0x004	276
Register 5:I²C Master Interrupt Mask (I2CMIMR), offset 0x010283Register 6:I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014284Register 7:I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018285Register 8:I²C Master Interrupt Clear (I2CMICR), offset 0x01C286Register 9:I²C Slave Own Address (I2CSOAR), offset 0x000287Register 10:I²C Slave Own Address (I2CSOAR), offset 0x004289Register 11:I²C Slave Control/Status (I2CSCSR), offset 0x004289Register 12:I²C Slave Data (I2CSDR), offset 0x008291Register 13:I²C Slave Interrupt Mask (I2CSIMR), offset 0x000292Register 14:I²C Slave Interrupt Status (I2CSRIS), offset 0x010293Register 15:I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014294Register 16:I²C Slave Interrupt Clear (I2CSICR), offset 0x018295Analog Comparator296Register 11:Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04301Register 3:Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04302Register 3:Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10303Register 5:Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10303Register 5:Analog Comparator Status 0 (ACSTAT0), offset 0x24305	Register 3:	I2C Master Data (I2CMDR), offset 0x008	281
Register 6:I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014	Register 4:		
Register 7:I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018285Register 8:I²C Master Interrupt Clear (I2CMICR), offset 0x01C286Register 9:I²C Master Configuration (I2CMCR), offset 0x020287Register 10:I²C Slave Own Address (I2CSOAR), offset 0x000288Register 11:I²C Slave Control/Status (I2CSCSR), offset 0x004289Register 12:I²C Slave Control/Status (I2CSCSR), offset 0x004289Register 13:I²C Slave Data (I2CSDR), offset 0x008291Register 14:I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C292Register 15:I²C Slave Interrupt Status (I2CSRIS), offset 0x014293Register 16:I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014294Register 16:I²C Slave Interrupt Clear (I2CSICR), offset 0x018295Analog Comparator296Register 11:Analog Comparator Masked Interrupt Status (ACMIS), offset 0x04300Register 22:Analog Comparator Raw Interrupt Status (ACRIS), offset 0x08302Register 33:Analog Comparator Raw Interrupt Enable (ACINTEN), offset 0x08302Register 44:Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10303Register 5:Analog Comparator Control 0 (ACCTL0), offset 0x24305	Register 5:	I <sup>2</sup> C Master Interrupt Mask (I2CMIMR), offset 0x010	283
Register 8:I²C Master Interrupt Clear (I2CMICR), offset 0x01C286Register 9:I²C Master Configuration (I2CMCR), offset 0x020287Register 10:I²C Slave Own Address (I2CSOAR), offset 0x000288Register 11:I²C Slave Control/Status (I2CSCSR), offset 0x004289Register 12:I²C Slave Data (I2CSDR), offset 0x008291Register 13:I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C292Register 14:I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010293Register 15:I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014294Register 16:I²C Slave Interrupt Clear (I2CSICR), offset 0x018295Analog Comparator296Register 1:Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00300Register 3:Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04301Register 3:Analog Comparator Raw Interrupt Enable (ACINTEN), offset 0x08302Register 4:Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10303Register 5:Analog Comparator Status 0 (ACCTL0), offset 0x24305	Register 6:	I <sup>2</sup> C Master Raw Interrupt Status (I2CMRIS), offset 0x014	284
Register 9:I²C Master Configuration (I2CMCR), offset 0x020287Register 10:I²C Slave Own Address (I2CSOAR), offset 0x000288Register 11:I²C Slave Control/Status (I2CSCSR), offset 0x004289Register 12:I²C Slave Data (I2CSDR), offset 0x008291Register 13:I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C292Register 14:I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C293Register 15:I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010293Register 16:I²C Slave Interrupt Clear (I2CSICR), offset 0x014294Register 16:I²C Slave Interrupt Clear (I2CSICR), offset 0x018295Analog Comparator296Register 11:Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00300Register 32:Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04301Register 34:Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10303Register 55:Analog Comparator Status 0 (ACSTAT0), offset 0x24305	Register 7:	I <sup>2</sup> C Master Masked Interrupt Status (I2CMMIS), offset 0x018	285
Register 10:I²C Slave Own Address (I2CSOAR), offset 0x000	Register 8:	I <sup>2</sup> C Master Interrupt Clear (I2CMICR), offset 0x01C	286
Register 11:I²C Slave Control/Status (I2CSCSR), offset 0x004	Register 9:	I <sup>2</sup> C Master Configuration (I2CMCR), offset 0x020	287
Register 12:I²C Slave Data (I2CSDR), offset 0x008	Register 10:	I <sup>2</sup> C Slave Own Address (I2CSOAR), offset 0x000	288
Register 13:I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C292Register 14:I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010293Register 15:I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014294Register 16:I²C Slave Interrupt Clear (I2CSICR), offset 0x018295Analog Comparator296Register 1:Analog Comparator Masked Interrupt Status (ACMIS), offset 0x04300Register 2:Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04301Register 3:Analog Comparator Interrupt Enable (ACINTEN), offset 0x08302Register 4:Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10303Register 5:Analog Comparator Status 0 (ACSTAT0), offset 0x24304Register 6:Analog Comparator Control 0 (ACCTL0), offset 0x24305	Register 11:	I <sup>2</sup> C Slave Control/Status (I2CSCSR), offset 0x004	289
Register 14:I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010	Register 12:	I <sup>2</sup> C Slave Data (I2CSDR), offset 0x008	291
Register 15:I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014	Register 13:		
Register 16:I²C Slave Interrupt Clear (I2CSICR), offset 0x018295Analog Comparator296Register 1:Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00300Register 2:Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04301Register 3:Analog Comparator Interrupt Enable (ACINTEN), offset 0x08302Register 4:Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10303Register 5:Analog Comparator Status 0 (ACSTAT0), offset 0x20304Register 6:Analog Comparator Control 0 (ACCTL0), offset 0x24305	Register 14:		
Analog Comparator296Register 1:Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00	Register 15:	I <sup>2</sup> C Slave Masked Interrupt Status (I2CSMIS), offset 0x014	294
Register 1:Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00	Register 16:	I <sup>2</sup> C Slave Interrupt Clear (I2CSICR), offset 0x018	295
Register 2:Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04	Analog Con	nparator	. 296
Register 3:Analog Comparator Interrupt Enable (ACINTEN), offset 0x08302Register 4:Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10303Register 5:Analog Comparator Status 0 (ACSTAT0), offset 0x20304Register 6:Analog Comparator Control 0 (ACCTL0), offset 0x24305	Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00	300
Register 4:Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10	Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04	301
Register 5:Analog Comparator Status 0 (ACSTAT0), offset 0x20	Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x08	302
Register 6:    Analog Comparator Control 0 (ACCTL0), offset 0x24	Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10	303
	Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x20	304
Pin Diagram	Register 6:	Analog Comparator Control 0 (ACCTL0), offset 0x24	305
	Pin Diagram	۱	. 307

13

www.DataSheet4U.com

## **Revision History**

Date	Revision	Description
March 27, 2006	00	Initial public release of LM3S101 and LM3S102 data sheets.
March 30, 2006	01	Second release of LM3S101 and LM3S102 data sheets. Includes the following changes: <ul> <li>Added timing data.</li> </ul>
May 2006	02	<ul> <li>Third release of LM3S101 and LM3S102 data sheets. Includes the following changes:</li> <li>Added Initialization and Configuration section to System Control chapter</li> <li>Renamed boot oscillator to internal oscillator</li> <li>Corrected reset value of DC1 in System Control Register Map (was correct on register reference page)</li> <li>Corrected description of bits to set to enable PWM mode in timer</li> <li>Corrected WDTICR register offset (was correct in Register Map but not on register reference page)</li> <li>Added Watchdog Test (WDTTEST) register</li> <li>Changed I2CMMIS and I2CSMIS register types in I<sup>2</sup>C Register Map to be RO (was correct on register reference pages)</li> <li>Changed some bit and register names for consistency with DriverLib: <ul> <li>Changed name of Capture bit fields in GPTMIMR, GPTMRIS, GPTMMIS, and GPTMICR registers from C1 bitname and C2bitname to CAbitname and CBbitname</li> </ul> </li> <li>Fixed minor style and edit issues</li> </ul>
July 2006	03	<ul> <li>Fourth release of LM3S101 and LM3S102 data sheets. Includes the following changes:</li> <li>Added initialization and configuration content into PWM, I2C, Comparators, and JTAG chapters.</li> <li>Clarified that peripheral clock must be set before enabling peripherals in "Initialization and Configuration" sections.</li> </ul>
October 2006	04	<ul> <li>Fifth release of LM3S102 data sheet. Includes the following changes:</li> <li>Updated the clocking examples in the I2C chapter.</li> <li>Added Serial Flash Loader usage information.</li> <li>Added "5-V-tolerant" description for GPIOs to feature list, GPIO chapter, and Electrical chapter.</li> <li>Added maximum values for 20 MHz and 25 MHz parts to Table 9-1, "16-Bit Timer With Prescaler Configurations" in the Timers chapter.</li> <li>Made the following changes in the System Control chapter: <ul> <li>Updated field descriptions in the <b>Run-Mode Clock Configuration</b> (RCC) register .</li> <li>Updated the internal oscillator clock speed.</li> <li>Added the <b>Deep-Sleep Clock Configuration</b> (DSLPCFG) register.</li> </ul> </li> </ul>

This table provides a summary of the document revisions.

## **About This Document**

This data sheet provides reference information for the LM3S102 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex<sup>™</sup>-M3 core.

### Audience

This manual is intended for system software developers, hardware designers, and application developers.

### **About This Manual**

aSheet4U.com

This document is organized into sections that correspond to each major feature.

### **Related Documents**

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual
- CoreSight<sup>™</sup> Design Kit Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

### **Documentation Conventions**

This document uses the conventions shown in Table 1-1.

#### Table 1-1. Documentation Conventions

Notation	Meaning			
General Register Notation				
REGISTER	APB registers are indicated in uppercase bold. For example, <b>PBORCTL</b> is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, <b>SRCRn</b> represents any (or all) of the three Software Reset Control registers: <b>SRCR0</b> , <b>SRCR1</b> , and <b>SRCR2</b> .			
bit	A single bit in a register.			
bit field	Two or more consecutive and related bits.			
offset 0x <i>nnn</i>	A hexadecimal increment to a register's address, relative to that module's base address as specified in Table 3-1, "Memory Map," on page 33.			

#### Table 1-1. Documentation Conventions

Notation	Meaning
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.
reserved	Register bits marked reserved are reserved for future use. Reserved bits return an indeterminate value, and should never be changed. Only write a reserved bit with its current value.
<i>уу</i> : <i>х</i> х	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.
RO	Software can read this field. Always write the chip reset value.
R/W	Software can read or write this field.
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.
	This register is typically used to clear the corresponding bit in an interrupt register.
WO	Only a write by software is valid; a read of the register returns no meaningful data.
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.
0	Bit cleared to 0 on chip reset.
1	Bit set to 1 on chip reset.
-	Nondeterministic.
Pin/Signal Notation	
[]	Pin alternate function; a pin defaults to the signal without the brackets.
pin	Refers to the physical connection on the package.
signal	Refers to the electrical signal encoding of a pin.

17

#### Table 1-1. Documentation Conventions

	Notation	Meaning
	assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
	deassert a signal	Change the value of the signal from the logically True state to the logically False state.
et4	SIGNAL U.com	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
	SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
	Numbers	
	X	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.
-	0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF. Binary numbers are indicated with a b suffix, for example, 1011b. Decimal numbers are written without a prefix or suffix.

## **1** Architectural Overview

The Luminary Micro Stellaris<sup>™</sup> family of microcontrollers—the first ARM® Cortex<sup>™</sup>-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The LM3S102 controller in the Stellaris family offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the controller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost.

Luminary Micro offers a complete solution to get to market quickly, with a customer development board, white papers and application notes, and a strong support, sales, and distributor network.

### Sheet4U.com

Product Features

The LM3S102 microcontroller includes the following product features:

- 32-Bit RISC Performance
  - 32-bit ARM® Cortex<sup>™</sup>-M3 v7M architecture optimized for small-footprint embedded applications
  - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
  - 20-MHz operation
  - Hardware-division and single-cycle-multiplication
  - Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
  - 14 interrupts with eight priority levels
  - Unaligned data access, enabling data to be efficiently packed into memory
  - Atomic bit manipulation (bit-banding) delivers maximum memory utilization and streamlined peripheral control
- Internal Memory
  - 8 KB single-cycle flash
    - User-managed flash block protection on a 2-KB block basis
    - User-managed flash data programming
    - User-defined and managed flash-protection block
  - 2 KB single-cycle SRAM
- General-Purpose Timers
  - Two timers, each of which can be configured as a single 32-bit timer or as two 16-bit timers
  - 32-bit Timer modes:
    - Programmable one-shot timer
    - Programmable periodic timer
    - Real-Time Clock when using an external 32.768-KHz clock as the input
    - User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
  - 16-bit Timer modes:

- General-purpose timer function with an 8-bit prescaler
- Programmable one-shot timer
- Programmable periodic timer
- User-enabled stalling when the controller asserts CPU Halt flag during debug
- 16-bit Input Capture modes:
  - Input edge count capture
  - Input edge time capture
- 16-bit PWM mode:
  - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
  - 32-bit down counter with a programmable load register
  - Separate watchdog clock with an enable
  - Programmable interrupt generation logic with interrupt masking
  - Lock register protection from runaway software
  - Reset generation logic with an enable/disable
  - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- Synchronous Serial Interface (SSI)
  - Master or slave operation
  - Programmable clock bit rate and prescale
  - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
  - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
  - Programmable data frame size from 4 to 16 bits
  - Internal loopback test mode for diagnostic/debug testing
- UART
  - Fully programmable 16C550-type UART
  - Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
  - Programmable baud-rate generator with fractional divider
  - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
  - FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
  - Standard asynchronous communication bits for start, stop, and parity
  - False-start-bit detection
  - Line-break generation and detection
- Analog Comparator
  - Configurable for output to drive an output pin or generate an interrupt

- Compare external pin input to external pin input or to internal programmable voltage reference
- I<sup>2</sup>C
  - Master and slave receive and transmit operation with transmission speed up to 100 Kbps in Standard mode and 400 Kbps in Fast mode
  - Interrupt generation
  - Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode
- GPIOs
  - Up to 18 GPIOs, depending on configuration
- 5-V-tolerant input/outputs
  - Programmable interrupt generation as either edge-triggered or level-sensitive
  - Bit masking in both read and write operations through address lines
  - Programmable control for GPIO pad configuration:
    - Weak pull-up or pull-down resistors
    - 2-mA, 4-mA, and 8-mA pad drive
    - Slew rate control for the 8-mA drive
    - Open drain enables
    - Digital input enables
- Power
  - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
  - Low-power options on controller: Sleep and Deep-sleep modes
  - Low-power options for peripherals: software controls shutdown of individual peripherals
  - User-enabled LDO unregulated voltage detection and automatic reset
  - 3.3-V supply brownout detection and reporting via interrupt or reset
- Flexible Reset Sources
  - Power-on reset (POR)
  - Reset pin assertion
  - Brown-out (BOR) detector alerts to system power drops
  - Software reset
  - Watchdog timer reset
  - Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
  - Six reset sources
  - Programmable clock source control
  - Clock gating to individual peripherals for power savings
  - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller

- Debug access via JTAG and Serial Wire interfaces
- Full JTAG boundary scan
- Industrial-range 28-pin RoHS-compliant SOIC package


### 1.2 Target Applications

- Factory automation and control
- Industrial control power devices
- Building and home automation
- Stepper motors

/ww.DataSheet4U.com

### 1.3 High-Level Block Diagram





ww.DataSheet4U.com

LM3S102

23

### 1.4 Functional Overview

The following sections provide an overview of the features of the LM3S102 microcontroller. The chapter number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 334.

#### 1.4.1 ARM Cortex<sup>™</sup>-M3

#### 1.4.1.1 Processor Core (Section 2 on page 30)

All members of the Stellaris product family, including the LM3S102 microcontroller, are designed around an ARM Cortex<sup>™</sup>-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

ww.DataSheet4U.com

Section 2, "ARM Cortex-M3 Processor Core," on page 30 provides an overview of the ARM core; the core is detailed in the ARM® Cortex<sup>TM</sup>-M3 Technical Reference Manual.

#### 1.4.1.2 Nested Vectored Interrupt Controller (NVIC)

The LM3S102 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM Cortex-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 14 interrupts.

Section 4, "Interrupts," on page 35 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex™-M3 Technical Reference Manual*.

#### 1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S102 controller features Pulse Width Modulation (PWM) outputs.

#### 1.4.2.1 PWM ("16-Bit PWM Mode" on page 147)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S102, PWM motion control functionality can be achieved through the motion control features of the general-purpose timers (using the CCP pins).

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

#### 1.4.3 Analog Peripherals

To handle analog signals, the LM3S102 controller offers an analog comparator.

#### 1.4.3.1 Analog Comparator (Section 14 on page 296)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S102 controller provides one analog comparator that can be configured to drive an output or generate an interrupt.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence. The interrupt generation logic is separate.

#### **1.4.4 Serial Communications Peripherals**

v.DataSheet4U.com

The LM3S102 controller supports both asynchronous and synchronous serial communications with one fully programmable 16C550-type UART, SSI and I<sup>2</sup>C serial communications.

#### 1.4.4.1 UART (Section 11 on page 193)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S102 controller includes one fully programmable 16C550-type UART that supports data transfer speeds up to 460.8 Kbps. (Although similar in functionality to a 16C550 UART, it is not register compatible.)

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

#### 1.4.4.2 SSI (Section 12 on page 229)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The Stellaris SSI module provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

#### 1.4.4.3 I<sup>2</sup>C (Section 13 on page 264)

The Inter-Integrated Circuit (I<sup>2</sup>C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL).

25

The I<sup>2</sup>C bus interfaces to external I<sup>2</sup>C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I<sup>2</sup>C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

The Stellaris  $I^2C$  module provides the ability to communicate to other IC devices over an  $I^2C$  bus. The  $I^2C$  bus supports devices that can both transmit and receive (write and read) data.

Devices on the I<sup>2</sup>C bus can be designated as either a master or a slave. The I<sup>2</sup>C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four I<sup>2</sup>C modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

The Stellaris I<sup>2</sup>C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I<sup>2</sup>C master and slave can generate interrupts. The I<sup>2</sup>C master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The I<sup>2</sup>C slave generates interrupts when data has been sent or requested by a master.

#### 1.4.5 System Peripherals

#### 1.4.5.1 **Programmable GPIOs (Section 8 on page 100)**

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris GPIO module is composed of three physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports up to 18 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see Table 16-4 on page 313 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines.

#### 1.4.5.2 Two Programmable Timers (Section 9 on page 138)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris General-Purpose Timer Module (GPTM) contains two GPTM blocks. Each GPTM block provides two 16-bit timer/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

When configured in 32-bit mode, a timer can run as a one-shot timer, periodic timer, or Real-Time Clock (RTC). When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

#### 1.4.5.3 Watchdog Timer (Section 10 on page 170)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

#### 1.4.6 Memory Peripherals

The Stellaris controllers offer both SRAM and Flash memory.

#### 1.4.6.1 SRAM (Section 7.2.1 on page 86)

The LM3S102 static random access memory (SRAM) controller supports 2 KB SRAM. The internal SRAM of the Stellaris devices is located at address 0x20000000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

#### 1.4.6.2 Flash (Section 7.2.2 on page 87)

w.DataSheet4U.com

The LM3S102 Flash controller supports 8 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

#### 1.4.7 Additional Features

#### 1.4.7.1 Memory Map (Section 3 on page 33)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S102 controller can be found on page 33. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual provides further information on the memory map.

#### 1.4.7.2 JTAG TAP Controller (Section 5 on page 38)

The Joint Test Action Group (JTAG) port provides a standardized serial interface for controlling the Test Access Port (TAP) and associated test logic. The TAP, JTAG instruction register, and JTAG data registers can be used to test the interconnects of assembled printed circuit boards, obtain manufacturing information on the components, and observe and/or control the inputs and outputs of the controller during normal operation. The JTAG port provides a high degree of testability and chip-level access at a low cost.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The LMI JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while LMI JTAG instructions select the LMI TDO outputs. The multiplexer is controlled by the LMI JTAG controller, which has comprehensive programming for the ARM, LMI, and unimplemented JTAG instructions.

#### 1.4.7.3 System Control and Clocks (Section 6 on page 48)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

#### 1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- Section 15, "Pin Diagram," on page 307
- Section 16, "Signal Tables," on page 308
- Section 17, "Operating Characteristics," on page 315
- Section 18, "Electrical Characteristics," on page 316
- Section 19, "Package Information," on page 329

ww.DataSheet4U.com

### 1.5 System Block Diagram




Figure 1-2. LM3S102 Controller System-Level Block Diagram

LM3S102

## 2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Full-featured debug solution with a:
  - Serial Wire JTAG Debug Port (SWJ-DP)
  - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
  - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
  - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
  - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

The Stellaris family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the *ARM*<sup>®</sup> Cortex<sup>™</sup>-M3 Technical Reference Manual. For information on SWJ-DP, see the CoreSight<sup>™</sup> Design Kit Technical Reference Manual.

### 2.1 Block Diagram





### 2.2 Functional Description

Important: The ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1. As noted in the *ARM*® *Cortex™-M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

#### 2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight<sup>™</sup>-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual* does not apply to Stellaris devices.


The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.

#### 2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris devices. This means Chapters 15 and 16 of the *ARM*® *Cortex™-M3 Technical Reference Manual* can be ignored.

#### 2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris devices have implemented TPIU as shown in Figure 2-2. This is similar to the non-ETM version described in the *ARM® Cortex<sup>TM</sup>-M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.



#### Figure 2-2. TPIU Block Diagram

#### 2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*<sup>®</sup> Cortex<sup>™</sup>-M3 Technical Reference Manual.

#### 2.2.5 Memory Protection Unit (MPU)

The LM3S102 controller does not include the memory protection unit (MPU) of the ARM Cortex-M3.

#### 2.2.6 Nested Vectored Interrupt Controller (NVIC)

#### 2.2.6.1 Interrupts

The ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual describes the maximum number of interrupts and interrupt priorities. The LM3S102 microcontroller supports 14 interrupts with eight priority levels.

#### 2.2.6.2 SysTick Calibration Value Registers

The SysTick Calibration Value register is not implemented.

## 3 Memory Map

The memory map for the LM3S102 is provided in Table 3-1. In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*<sup>TM</sup>-*M3 Technical Reference Manual*.

Start	End	Description	For details on registers, see
Memory			
0x00000000	0x00001FFF	On-chip flash	page 90
0x00002000	0x1FFFFFFF	Reserved <sup>a</sup>	
0x20000000	0x200003FF	Bit-banded on-chip SRAM	-
0x20000400	0x200FFFFF	Reserved <sup>a</sup>	-
0x22000000	0x2200FFFF	Bit-band alias of 0x20000000 through 0x200003FF	-
0x22010000	0x23FFFFFF	Reserved <sup>a</sup>	-
FiRM Peripher	als		
0x40000000	0x40000FFF	Watchdog timer	page 172
0x40001000	0x40003FFF	Reserved for three additional watchdog timers (per FiRM specification) <sup>a</sup>	-
0x40004000	0x40004FFF	GPIO Port A	page 107
0x40005000	0x40005FFF	GPIO Port B	page 107
0x40006000	0x40006FFF	GPIO Port C	page 107
0x40007000	0x40007FFF	Reserved for additional GPIO port (per FiRM specification) <sup>a</sup>	-
0x40008000	0x40008FFF	SSI	page 240
0x40009000	0x4000BFFF	Reserved for three additional SSIs (per FiRM specification) <sup>a</sup>	-
0x4000C000	0x4000CFFF	UART0	page 199
0x4000D000	0x4000FFFF	Reserved for additional UART (per FiRM specification) <sup>a</sup>	-
0x40010000	0x4001FFFF	Reserved for future FiRM peripherals <sup>a</sup>	-
Peripherals			
0x40020000	0x400207FF	I <sup>2</sup> C Master	page 274
0x40020800	0x40020FFF	I <sup>2</sup> C Slave	page 288
0x40021000	0x40023FFF	Reserved <sup>a</sup>	-
0x40024000	0x40027FFF	Reserved <sup>a</sup>	-

 Table 3-1.
 Memory Map (Sheet 1 of 2)

Table 3-1.	Memory M	/lap (Sheet	2 of 2)
------------	----------	-------------	---------

Start	End	Description	For details on registers, see	
0x40028000	0x4002BFFF	Reserved <sup>a</sup>	-	
0x4002C000	0x4002FFFF	Reserved <sup>a</sup>	-	
0x40030000	0x40030FFF	Timer0	page 149	
0x40031000	0x40031FFF	Timer1	page 149	
0x40032000	0x40037FFF	Reserved <sup>a</sup>	-	
0x40038000	0x4003BFFF	Reserved <sup>a</sup>	-	
0x4003C000	0x4003CFFF	Analog comparator	page 299	
0x4003D000	0x400FCFFF	Reserved <sup>a</sup>	-	
0x400FD000	0x400FDFFF	Flash control	page 90	
0x400FE000	0x400FFFFF	System control	page 55	
0x40100000	0x41FFFFFF	Reserved <sup>a</sup>	-	
0x42000000	0x43FFFFFF	Bit-band alias of 0x40000000 through 0x400FFFFF	-	
0x44000000	0xDFFFFFFF	Reserved <sup>a</sup>	-	
Private Periphe	eral Bus			
0xE0000000	0xE0000FFF	Instrumentation Trace Macrocell (ITM)	ARM® Cortex™-M3	
0xE0001000	0xE0001FFF	Data Watchpoint and Trace (DWT)	Technical Reference Manual	
0xE0002000	0xE0002FFF	Flash Patch and Breakpoint (FPB)		
0xE0003000	0xE000DFFF	Reserved <sup>a</sup>		
0xE000E000	0xE000EFFF	Nested Vectored Interrupt Controller (NVIC)		
0xE000F000	0xE003FFFF	Reserved <sup>a</sup>		
0xE0040000	0xE0040FFF	Trace Port Interface Unit (TPIU)		
0xE0041000	0xE0041FFF	Reserved <sup>a</sup>	-	
0xE0042000	0xE00FFFFF	Reserved <sup>a</sup>	-	
0xE0100000	0xFFFFFFF	Reserved for vendor peripherals <sup>a</sup>	-	

a. All reserved space returns a bus fault when read or written.

## 4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 lists all the exceptions. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 14 interrupts (listed in Table 4-2). Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You can also group priorities by splitting priority levels into pre-emption priorities and subpriorities. All the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM® Cortex™-M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower the position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*<sup>TM</sup>-M3 Technical Reference Manual for more information on exceptions and interrupts.

Exception Type	Position	Priority <sup>a</sup>	Description
-	0	-	Stack top is loaded from first entry of vector table on reset.
Reset	1	-3 (highest)	Invoked on power up and warm reset. On first instruction, drops to lowest priority (and then is called the base level of activation). This is asynchronous.
Non-Maskable Interrupt (NMI)	2	-2	Cannot be stopped or preempted by any exception but reset. This is asynchronous.
			An NMI is only producible by software, using the NVIC Interrupt Control State register.
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.
			The priority of this exception can be changed.
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise. You can enable or disable this fault.

#### Table 4-1. Exception Types

ww.DataSheet4U.com

Exception Type	Position	Priority <sup>a</sup>	Description
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.
-	7-10	-	Reserved.
SVCall	11	settable	System service call with SVC instruction. This is synchronous.
Debug Monitor	12	settable	Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 lists the interrupts on the LM3S102 controller.

 Table 4-1.
 Exception Types (Continued)

a. 0 is the default priority for all the settable priorities.

#### Table 4-2. Interrupts

Interrupt (Bit in Interrupt Registers)	Description
0	GPIO Port A
1	GPIO Port B
2	GPIO Port C
3-4	Reserved
5	UART0
6	Reserved
7	SSI
8	l <sup>2</sup> C
9-17	Reserved
18	Watchdog timer
19	Timer0a
20	Timer0b
21	Timer1a

# Table 4-2. Interrupts (Continued)

Interrupt (Bit in Interrupt Registers)	Description
22	Timer1b
23-24	Reserved
25	Analog Comparator 0
26-27	Reserved
28	System Control
29	Flash Control
30-31	Reserved

www.DataSheet4U.com

# 5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.


The LMI JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while LMI JTAG instructions select the LMI TDO outputs. The multiplexer is controlled by the LMI JTAG controller, which has comprehensive programming for the ARM, LMI, and unimplemented JTAG instructions.

The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
  - BYPASS instruction
  - IDCODE instruction
  - SAMPLE/PRELOAD instruction
  - EXTEST instruction
  - INTEST instruction
- ARM additional instructions:
  - APACC instruction
  - DPACC instruction
  - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the ARM® Cortex<sup>TM</sup>-M3 Technical Reference Manual for more information on the ARM JTAG controller.

# 5.1 Block Diagram



#### Figure 5-1. JTAG Module Block Diagram

# 5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 44 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 324 for JTAG timing diagrams.

# 5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
тск	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

#### Table 5-1. JTAG Port Pins Reset State

## 5.2.1.1 Test Reset Input (TRST)

The  $\overline{\text{TRST}}$  pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When  $\overline{\text{TRST}}$  is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while  $\overline{\text{TRST}}$  is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the  $\overline{\text{TRST}}$  pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

#### 5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

#### 5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 42.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

#### 5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

#### 5.2.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

#### 5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 42. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of  $\overline{TRST}$ . Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 5-2. Test Access Port State Machine

# 5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Shift Registers" on page 42.

# 5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes requires clarification.

#### 5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or  $\overline{RST}$ , the JTAG port pins default to their JTAG configurations. The default configuration includes enabling the pull-up resistors (setting **GPIOPUR** 

to 1 for PB7 and PC[3:0]) and enabling the alternate hardware function (setting **GPIOAFSEL** to 1 for PB7 and PC[3:0]) on the JTAG pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger does not have enough time to connect and halt the controller before the JTAG pin functionality switches. This locks the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality using an external trigger.

#### 5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Capture IR, Exit1 IR, Update IR, Run Test Idle, Select DR, Select IR, Capture IR, Run Test Idle, Select DR, Select IR, and Test-Logic-Reset states.

Stepping through the JTAG TAP Instruction Register (IR) load sequences of the TAP state machine twice without shifting in a new instruction enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM*<sup>®</sup> *Cortex*<sup>™</sup>*-M3 Technical Reference Manual* and the *ARM*<sup>®</sup> *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occuring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

# 5.3 Initialization and Configuration

After a Power-On-Reset or an external reset ( $\mathbb{RST}$ ), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ( $\mathbb{PB7}$  and  $\mathbb{PC}[3:0]$ ) for their alternate function using the **GPIOAFSEL** register.

ww.DataSheet4U.com

# 5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

# 5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

#### Table 5-2. JTAG Instruction Register Commands

#### 5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

#### 5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/ PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows

tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the  $\overline{RST}$  input pin is on the Boundary Scan Data Register chain, it is only observable.

#### 5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

ww.DataSheet4U.com

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 46 for more information.

#### 5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 47 for more information.

#### 5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 47 for more information.

#### 5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 47 for more information.

#### 5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 46 for more information.

#### 5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 46 for more information.

## 5.4.2 Data Registers


The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

#### <sup>4</sup>5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x1BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.


#### Figure 5-3. IDCODE Register Format



#### 5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

#### Figure 5-4. BYPASS Register Format




#### 5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These

signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin,  $\overline{RST}$ , is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

#### Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

#### 5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex™-M3 Technical Reference Manual.* 

#### 5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex™-M3 Technical Reference Manual.* 

#### 5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex™-M3 Technical Reference Manual.* 

# 6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

# 6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see page 48
- Local control, such as reset (see page 48), power (see page 51) and clock control (see page 51)
- System control (Run, Sleep, and Deep-Sleep modes), see page 53

#### 6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, Flash size, and other features. See the **DID0**, **DID1** and **DC0-DC4** registers starting on page 56.

## 6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

#### 6.1.2.1 Reset Sources

The controller has six sources of reset:

- **1.** External reset input pin  $(\overline{RST})$  assertion, see page 48.
- 2. Power-on reset (POR), see page 49.
- 3. Internal brown-out (BOR) detector, see page 49.
- 4. Software-initiated reset (with the software reset registers), see page 50.
- 5. A watchdog timer reset condition violation, see page 50.
- 6. Internal low drop-out (LDO) regulator output, see page 51.

After a reset, the **Reset Cause (RESC)** register (see page 73) is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

**Note:** The main oscillator is used for external resets and power-on resets; the internal oscillator is used during the internal process by internal reset and clock verification circuitry.

#### 6.1.2.2 RST Pin Assertion

The external reset pin ( $\overline{RST}$ ) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 38). The external reset sequence is as follows:

- **1.** The external reset pin (RST) is asserted and then de-asserted.
- 2. After RST is de-asserted, the main crystal oscillator must be allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.

3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.


The external reset timing is shown in Figure 18-9 on page 327.

#### 6.1.2.3 Power-On Reset (POR)

The Power-On Reset (POR) circuitry detects a rise in power-supply voltage and generates an on-chip reset pulse. To use the on-chip circuitry, the  $\overline{RST}$  input needs a pull-up resistor (1K to 10K  $\Omega$ ).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The specified operating parameters include supply voltage, frequency, temperature, and so on. If the operating conditions are not met at the point of POR end, the Stellaris controller does not operate correctly. In this case, the reset must be extended using external circuitry. The  $\overline{RST}$  input may be used with the circuit as shown in Figure 6-1.

#### Figure 6-1. External Circuitry to Extend Reset



The  $R_1$  and  $C_1$  components define the power-on delay. The  $R_2$  resistor mitigates any leakage from the  $\overline{RST}$  input. The diode discharges  $C_1$  rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset ( $\mathbb{RST}$ ) or internal POR to go inactive.
- 2. After the resets are inactive, the main crystal oscillator must be allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.
- 3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 18-10 on page 327.

#### 6.1.2.4 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if  $V_{DD}$  drops below  $V_{BTH}$ . The circuit is provided to guard against improper operation of logic and peripherals that operate off  $V_{DD}$  and not the LDO voltage. If a brown-out condition is detected, the system may generate a controller interrupt or a system reset. The BOR circuit has a digital filter that protects against noise-related detection. This feature may be optionally enabled.

#### ww.DataSheet4U.com

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register (see page 64). The BORIOR bit in the **PBORCTL** register must be set for a brown-out to trigger a reset. The brown-out reset sequence is as follows:

- 1. When  $V_{DD}$  drops below  $V_{BTH}$ , an internal BOR condition is set.
- 2. If the BORWT bit in the **PBORCTL** register is set, the BOR condition is resampled sometime later (specified by BORTIM) to determine if the original condition was caused by noise. If the BOR condition is not met the second time, then no action is taken.
- 3. If the BOR condition exists, an internal reset is asserted.
- 4. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.
- 5. The internal  $\overline{\text{BOR}}$  signal is released after 500 µs to prevent another BOR condition from being set before software has a chance to investigate the original cause.

The internal Brown-Out Reset timing is shown in Figure 18-11 on page 327.

#### 6.1.2.5 Software Reset

Each peripheral can be reset by software. There are three registers that control this function (see the **SRCRn** registers, starting on page 66). If the bit position corresponding to a peripheral is set, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 53). Writing a bit lane with a value of 1 initiates a reset of the corresponding unit. Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software also. Setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset in initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 18-12 on page 327.

#### 6.1.2.6 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register (see page 173), and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.

ww.DataSheet4U.com

3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The watchdog reset timing is shown in Figure 18-13 on page 328.

#### 6.1.2.7 Low Drop-Out

A reset can be made when the internal low drop-out (LDO) regulator output goes unregulated. This is initially disabled and may be enabled by software. LDO is controlled with the **LDO Power Control (LDOPCTL)** register (see page 65). The LDO reset sequence is as follows:

- 1. LDO goes unregulated and the LDOARST bit in the LDOARST register is set.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The LDO reset timing is shown in Figure 18-14 on page 328.

## 6.1.3 Power Control

The LDO regulator permits the adjustment of the on-chip output voltage ( $V_{OUT}$ ). The output may be adjusted in 50 mV increments between the range of 2.25 V through 2.75 V. The adjustment is made through the VADJ field of the **LDO Power Control (LDOPCTL)** register (see page 65).

#### 6.1.4 Clock Control

System control determines the clocking and control of clocks in this part.

#### 6.1.4.1 Fundamental Clock Sources

There are two fundamental clock sources for use in the device:


- The main oscillator, driven from either an external crystal or a single-ended source. As a crystal, the main oscillator source is specified to run from 1-8 MHz. However, when the crystal is being used as the PLL source, it must be from 3.579545–8.192 MHz to meet PLL requirements. As a single-ended source, the range is from DC to the specified speed of the device.
- The internal oscillator, which is an on-chip free running clock. The internal oscillator is specified to run at 12 MHz ± 50%. It can be used to clock the system, but the tolerance of frequency range must be met.

The internal system clock may be driven by either of the above two reference sources as well as the internal PLL, provided that the PLL input is connected to a clock source that meets its AC requirements.

Nearly all of the control for the clocks is provided by the **Run-Mode Clock Configuration (RCC)** register (see page 74).

Figure 6-2 shows the logic for the main clock tree. The peripheral blocks are driven by the System Clock signal and can be programmatically enabled/disabled.

# Figure 6-2. Main Clock Tree



a. These are bit fields within the Run-Mode Clock Configuration(RCC) register.

#### 6.1.4.2 PLL Frequency Configuration

The user does not have direct control over the PLL frequency, but is required to match the external crystal used to an internal PLL-Crystal table. This table is used to create the best fit for PLL parameters to the crystal chosen. Not all crystals result in the PLL operating at exactly 200 MHz, though the frequency is within  $\pm$ 1%. The result of the lookup is kept in the **XTAL to PLL Translation (PLLCTL)** register (see page 78).

Table 6-4 on page 77 describes the available crystal choices and default programming of the **PLLCTL** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register (see page 74). Any time the XTAL field changes, a read of the internal table is performed to get the correct value. Table 6-4 on page 77 describes the available crystal choices and default programming values.

#### 6.1.4.3 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the **RCC** register fields as shown in Table 6-4 on page 77.

#### 6.1.4.4 PLL Operation

If the PLL configuration is changed, the PLL output is not stable for a period of time (PLL  $T_{RFADY}=0.5$  ms) and during this time, the PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register (see page 74)—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the  $T_{READY}$  requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at a 8.192-MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the  $T_{READY}$  condition is met after one of the

two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC** register is switched to use the PLL.

#### 6.1.4.5 Clock Verification Timers

There are three identical clock verification circuits that can be enabled though software. The circuit checks the faster clock by a slower clock using timers:

- The main oscillator checks the PLL.
- The main oscillator checks the internal oscillator.
- The internal oscillator divided by 64 checks the main oscillator.

If the verification timer function is enabled and a failure is detected, the main clock tree is immediately switched to a working clock and an interrupt is generated to the controller. Software can then determine the course of action to take. The actual failure indication and clock switching does not clear without a write to the **CLKVCLR** register, an external reset, or a POR reset. The clock verification timers are controlled by the PLLVER, IOSCVER, and MOSCVER bits in the **RCC** register (see page 74).

#### 6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively. The **DC1**, **DC2** and **DC4** registers act as a write mask for the **RCGCn**, **SCGCn**, and **DCGCn** registers.

In Run mode, the controller is actively executing code. In Sleep mode, the clocking of the device is unchanged but the controller no longer executes code (and is no longer clocked). In Deep-Sleep mode, the clocking of the device may change (depending on the Run mode clock configuration) and the controller no longer executes code (and is no longer clocked). An interrupt returns the device to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Each mode is described in more detail in this section.

#### 6.1.5.1 Run Mode

Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the **RCGCn** registers. The system clock can be any of the available clock sources including the PLL.

#### 6.1.5.2 Sleep Mode

In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when Auto Clock Gating is enabled (see **RCC** register on page 74) or the **RCGCn** register when the Auto Clock Gating is disabled. The System Clock has the same source and frequency as that during Run mode.

#### 6.1.5.3 Deep-Sleep Mode

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when Auto Clock Gating is enabled (see **RCC** register) or the **RCGCn** register when the Auto Clock Gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled (see page 83). When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware powers the PLL down and overrides the SYSDIV field of the active **RCC** register to be /16 or /64 respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that were stopped during the Deep-Sleep duration.

# 6.2 Initialization and Configuration

The PLL is configured using direct register writes to the **Run-Mode Clock Configuration (RCC)** register. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the **RCC** register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN and OE bits in RCC. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN and OE bits powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the **Raw Interrupt Status (RIS**) register. If the PLL doesn't lock, the configuration is invalid.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC.

Important: If the BYPASS bit is cleared before the PLL locks, it is possible to render the device unusable.

# 6.3 Register Map

Table 6-1 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400FE000.

Offset	Name	Reset	Туре	Description	See page								
Device Id	Device Identification and Capabilities												
0x000	DID0	-	RO	Device identification 0	56								
0x004	DID1	-	RO	Device identification 1	57								
0x008	DC0	0x00070003	RO	Device capabilities 0	59								
0x010	DC1	0x0000009	RO	Device capabilities 1	60								
0x014	DC2	0x01031011	RO	Device capabilities 2	61								
0x018	DC3	0x830001C0	RO	Device Capabilities 3	62								
0x01C	DC4	0x0000007	RO	Device Capabilities 4	63								
Local Co	ntrol				I								
0x030	PBORCTL	0x00007FFD	R/W	Power-On and Brown-Out Reset Control	64								
0x034	LDOPCTL	0x00000000	R/W	LDO Power Control	65								
0x040	SRCR0	0x00000000	R/W	Software Reset Control 0	66								

Table 6-1.	System Control	<b>Register Map</b>	(Sheet 1 of 2)
------------	----------------	---------------------	----------------

	Offset	Name	Reset	Туре	Description	See page
	0x044	SRCR1	0x00000000	R/W	Software Reset Control 1	67
	0x048	SRCR2	0x00000000	R/W	Software Reset Control 2	68
	0x050	RIS	0x00000000	RO	Raw Interrupt Status	69
	0x054	IMC	0x00000000	R/W	Interrupt Mask Control	70
	0x058	MISC	0x00000000	R/W1C	Masked Interrupt Status and Clear	72
et4L	0x05C	RESC	-	R/W	Reset Cause	73
	0x060	RCC	0x07803AC0	R/W	Run-Mode Clock Configuration	74
	0x064	PLLCFG	-	RO	XTAL to PLL translation	78
	System C	ontrol	I	I		I
	0x100	RCGC0	0x00000001	R/W	Run-Mode Clock Gating Control 0	79
	0x104	RCGC1	0x00000000	R/W	Run-Mode Clock Gating Control 1	80
	0x108	RCGC2	0x00000000	R/W	Run-Mode Clock Gating Control 2	82
	0x110	SCGC0	0x00000001	R/W	Sleep-Mode Clock Gating Control 0	79
	0x114	SCGC1	0x00000000	R/W	Sleep-Mode Clock Gating Control 1	80
	0x118	SCGC2	0x00000000	R/W	Sleep-Mode Clock Gating Control 2	82
	0x120	DCGC0	0x00000001	R/W	Deep-Sleep-Mode Clock Gating Control 0	79
	0x124	DCGC1	0x00000000	R/W	Deep-Sleep-Mode Clock Gating Control 1	80
	0x128	DCGC2	0x00000000	R/W	Deep-Sleep-Mode Clock Gating Control 2	82
	0X144	DSLPCLKCFG	0x07800000	R/W	Deep-Sleep Clock Configuration	83
	0x150	CLKVCLR	0x00000000	R/W	Clock verification clear	84
	0x160	LDOARST	0x00000000	R/W	Allow unregulated LDO to reset the part	85

# 6.4 Register Descriptions

The remainder of this section lists and describes the System Control registers, in numerical order by address offset.

# Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

	Device I Offset 0x00		cation 0 (	DID0)														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved		VER				·			reser	rved		·					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
					JOR								NOR					
Type Reset et4U.con	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -		
Bi	it/Field		Name		Туре		Reset		Description									
	31	r	eserved		RO		0		Reserved bits return an indeterminate value, and should never be changed.									
3	30:28		VER		RO		0		This field defines the version of the <b>DID0</b> register format:									
									0=Register version for the Stellaris microcontrollers									
2	27:16	r	eserved		RO		0	0 Reserved bits return an indete never be changed.						value,	and sh	ould		
	15:8	I	MAJOR		RO		-		This field The majo as a lette This field	or revisi er (A for	on num first rev	ber is i /ision,	indicate B for se	d in the	part nu	umber		
									0: Revisi	on A (in	itial dev	vice)						
									1: Revisi	on B (fi	rst revis	ion)						
									and so o	n.								
	7:0 MINOR RO						-		This field specifies the minor revision number of the device. This field is numeric and is encoded as follows:									
									0: No ch	anges. I	Major re	evision	was mo	ost rece	ent upda	ate.		
										1: One interconnect change made since last major revi update.								
									2: Two in update.	iterconn	ect cha	nges n	nade sir	ice last	major r	evision		
									and so o	n.								

## Register 2: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, and package type.


	Offset 0x0		ication 1 (	DIDT)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		,	VER			]	FAM			'	•	PAR	TNO			·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		· ·	rese	erved					TEMP	•	PI	KG	RoHS	QU	JAL
Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO -	RO -	RO -	RO 0	RO 0	RO 1	RO -	RO -
Bi	it/Field		Name		Туре		Reset		Descript	ion						
3	31:28		VER		RO		0x0		This field	d define	s the ve	ersion a	of the <b>D</b>	ID1 regi	ster for	mat:
									0=Regis	ter vers	ion for t	the Stel	laris m	icroconti	rollers	
2	27:24		FAM		RO		0x0		Family							
									This field within th						he dev	/ice
									The 0x0 microcor			s the St	ellaris f	family of		
2	23:16		PARTNO		RO		0x02		Part Nur	nber						
									This field family.	d provid	es the p	oart nur	nber of	the dev	ice wit	hin the
									The 0x0	2 value	indicate	es the L	.M3S10	02 micro	control	ler.
	15:8		reserved		RO		0		Reserve never be			indete	rminate	e value, a	and sh	ould
	7:5		TEMP		RO		see table	e	Tempera	iture Ra	inge					
									This field This field					ating of t	he dev	ice.
									TEM	1P	Desc	ription				
									000	0	Comr 70°C		tempe	rature ra	nge (0	°C to
									00	1		strial ter	nperati	ure range	e (-40°	C to
									010-1	111	Rese					
	4:3		PKG		RO		0x0		This field a 28-pin				e type.	A value	of 0 in	dicate
	2		RoHS		RO		1		RoHS-C	ompliar	nce					
									A 1 in th	-		the dev	ice is F	RoHS-co	mplian	ıt.

Bit/Field	Name	Туре	Reset	Description	
1:0	QUAL	RO	see table	-	ifies the qualification status of the device. acoded as follows:
				QUAL	Description
				00	Engineering Sample (unqualified)
				01	Pilot Production (unqualified)
				10	Fully Qualified
				11	Reserved

vww.DataSheet4U.com

#### Register 3: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.



#### Register 4: Device Capabilities 1 (DC1), offset 0x010

This register is predefined by the part and can be used to verify features.

	Device ( Offset 0x0		ities 1 (	DC1)														
	31	30	29	28		27	26	25	24	23	22	21	20	19	18	17	16	
	'		• 	•	<u> </u>		<u> </u>		re	served		'		<b>.</b>	<b>.</b>	<b>.</b>		
Type Reset	RO 0	RO 0	RO 0	RO 0	•	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
I	15	14	13	12	_	11	10	9	8	7	6	5	4	3	2	1	0	
		MINS		·				eserved	·	MPU		rved	PLL	WDT	SWO	SWD	JTAG	
Reset	RO 1	RO 0	RO 0	RO 1	•	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	
Bi	t/Field		Name	е		Type Reset			eset	Description								
3	31:16		reserv	ed		R	0		0	Reserved bits return an indeterminate value, and should never be changed.								
1	15:12		INSYS	DIV		R	0	0	x09	The reset value is hardware-dependent. A value of 0x09 specifies a 20-MHz CPU clock with a PLL divider of 10. See the <b>RCC</b> register (page 74) for how to change the system clock divisor using the SYSDIV bit.								
	11:8		reserv	ed		R	0		0	Reserv never b			an inde	etermina	ate value	e, and s	should	
	7 MPU		J		RO			0	(MPU)	in the C U is no	Cortex	-M3 is a	ne Memo vailable 1 indica	. À 0 in 1	this bit	indicate		
											See the ARM® Cortex <sup>™</sup> -M3 Technical Reference Manual for details on the MPU.							
	6:5		reserv	ed		R	0		0	Reserved bits return an indeterminate value, and should never be changed.								
	4		PLL			R	0		1	A 1 in t PLL in			es the p	oresence	e of an i	mplem	ented	
	3		WDT	a		R	0		1	A 1 in t	his bit i	ndicat	es a wa	atchdog	timer or	n the de	vice.	
	2		SWO	a		R	0							resence pabilitie		ARM Se	erial Wir	
	1		SWD	а		R	0		1	A 1 in t Debug				resence	of the A	ARM Se	erial Wir	
	0		JTAG	a		R	0		1	A 1 in this bit indicates the presence of a JTAG port.								

a. These bits mask the Run-Mode Clock Gating Control 0 (RCGC0) register (see page 113), Sleep-Mode Clock Gating Control 0 (SCGC0) register (see page 113), and Deep-Sleep-Mode Clock Gating Control 0 (DCGC0) register (see page 113). Bits that are not noted are passed as 0.

#### Register 5: Device Capabilities 2 (DC2), offset 0x014

This register is predefined by the part and can be used to verify features.

	Device Offset 0x	Capabili <sup>014</sup>	ties 2 (I	DC2)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				reserved			'	COMP0	P0		reserved			·	GPTM1	GPTM0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							reserved	1			SSI		reserved		UART0	
14 Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1
	Bit/Field Name 31:25 reserved			I	Type RO		Reset 0	F	Description Reserved bits return an indeterminate value, a never be changed.						and sho	ould
	24	C	OMP0		RO 1				1 in thi ompara		dicates	the pres	ence	of analog	g	
2	23:18	re	eserved	l	RO		0		Reserved lever be			indeter	minate	e value,	and sho	buld
	17	GPTM1			RO		1		1 in thi imer mo			the pres	ence o	of Gene	ral-Purp	ose
	16 GPTM0			RO 1				1 in thi imer mo			the pres	ence o	of Gener	ral-Purp	ose	
1	15:13 reserved			I	RO		0		Reserveo lever be			indeter	minate	e value,	and sho	ould

A 1 in this bit indicates the presence of the  $I^2C$  module.

Reserved bits return an indeterminate value, and should never be changed.

A 1 in this bit indicates the presence of the SSI module.

Reserved bits return an indeterminate value, and should never be changed.

A 1 in this bit indicates the presence of the UART0 module.

12

11:5

4

3:1

0

I2C

reserved

SSI

reserved

UART0

RO

RO

RO

RO

RO

1

0

1

0

1


# Register 6: Device Capabilities 3 (DC3), offset 0x018

This register is predefined by the part and can be used to verify features.

	Device C Offset 0x01	-	ties 3 (D	C3)															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	32KHz			resei	rved		CCP1	CCP0		1	1	rese	erved		1				
Type Reset	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
				reserved	ľ		<u> </u>	C0o	o C0+ C0- reserved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
neet4U.con																			
В	it/Field		Name		Туре		Reset	C	Description										
	31 32KHz				RO		1		1 in thi in.	s bit ind	dicates	the pre	sence o	f a 32.7	768-KH	z input			
;	30:26 reserved			RO		0		Reserve lever be			indete	rminate	value,	and sho	ould				
	25		CCP1		RO	RO 1 A 1 in this bit indicates the pr Compare/PWM pin 1.						the pre	esence of the Capture/						
	24		CCP0		RO		1		1 in thi Compare			the pre	sence o	f the C	apture/				
	23:9	re	eserved		RO		0		Reserve lever be			indete	rminate	value,	and sho	ould			
	8		C0o		RO		1	Ą	1 in thi	s bit ind	dicates	the pre	sence o	f the C	0o pin.				
	7 C0+				RO		1	А	1 in thi	s bit ind	dicates	the pre	sence o	of the C	0+ pin.				
	6 C0- RO						1	1 A 1 in this bit indicates the presence of the C0-						0- pin.					
5:0 reserved RO							0		Reserved bits return an indeterminate value, and never be changed.					and she	ould				

#### Register 7: Device Capabilities 4 (DC4), offset 0x01C

This register is predefined by the part and can be used to verify features.




## Register 8: Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

		Power-On and Brown-Out Reset Control (PBORCTL)           Offset 0x030         23         29         28         27         26         25         24         23         22         21         20         19         18         17																
	_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								· ·	re	eserved			•	<u>'</u>	•	1	•	
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		I		1 1				BOR	TIM	I	I		1	1	I	BORIOR	BORWT	
.DataSheet4L	Type Reset J.com	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W l	R/W 1	R/W 1	R/W 0	R/W 1	
	Bit/	Field		Name		Type Reset				Description								
	31:16 15:2		6 reserved			RO 0		0		Reserved bits return an indeterminate value, and shoun never be changed.							ould	
			BORTIM			R/W 0x				This field delayed l bit is set.	before t							
										The width of this field is derived by the t <sub>BOR</sub> width of 50 and the internal oscillator (IOSC) frequency of 15 MH: 50%. At +50%, the counter value has to exceed 10,00						Hz ±		
		1	E	BORIOR		R/W		0		BOR Inte	errupt o	r Reset						
										This bit controls how a BOR event is signaled to the controller. If set, a reset is signaled. Otherwise, an interris signaled.							terrupt	
		0	E	BORWT		R/W		1		BOR Wa	it and C	heck fo	or Nois	е				
										This bit s assertion IOSC pe asserted BOR res assertion suppress the outpu enabled.	n. If BOR riods be , it signa ample i n was lik sed. If B	WT is s efore re als a BC s dease kely noi ORWT is	et to 1, samplin DR con serted, se and s 0, BO	the cor ng the E dition in the cau the inte R asser	ntroller 3OR ou aterrupt se of th errupt o tions de	waits Bo Itput, an or rese ne initial r reset i o not res	DRTIM Id if t. If the s sample	

#### Register 9: LDO Power Control (LDOPCTL), offset 0x034

The VADJ field in this register adjusts the on-chip output voltage ( $V_{OUT}$ ).




#### Table 6-2. VADJ to V<sub>OUT</sub>

VADJ Value	V <sub>OUT</sub> (V)	VADJ Value	V <sub>OUT</sub> (V)	VADJ Value	V <sub>OUT</sub> (V)
0x1B	2.75	0x1F	2.55	0x03	2.35
0x1C	2.70	0x00	2.50	0x04	2.30
0x1D	2.65	0x01	2.45	0x05	2.25
0x1E	2.60	0x02	2.40	0x06-0x3F	Reserved

#### Register 10: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register (see page 60).



#### Register 11: Software Reset Control 1 (SRCR1), offset 0x044


Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register (see page 61).

	Software Reset Control 1 (SRCR1) Offset 0x044															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1		reserved				COMP0			rese	rved		I	GPTM1	GPTM0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved I2C						<b>.</b>	reserved				SSI		reserve	đ	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0

Bit/Field	Name	Туре	Reset	Description
31:25	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
24	COMP0	R/W	0	Reset control for analog comparator 0.
23:19	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
18	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
17	GPTM1	R/W	0	Reset control for General-Purpose Timer module 1.
16	GPTM0	R/W	0	Reset control for General-Purpose Timer module 0.
15:13	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
12	12C	R/W	0	Reset control for the I <sup>2</sup> C units.
11:5	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
4	SSI	R/W	0	Reset control for the SSI units.
3:1	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
0	UART0	R/W	0	Reset control for the UART0 module.



Writes to this register are masked by the bits in the **Device Capabilities 4 (DC4)** register (see page 63).



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
2	PORTC	R/W	0	Reset control for GPIO Port C.
1	PORTB	R/W	0	Reset control for GPIO Port B.
0	PORTA	R/W	0	Reset control for GPIO Port A.

#### Register 13: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

RO R	8 17	7 16							
	1								
		1							
0 0	.O RO								
3 2	2 1	0							
OFRIS LDO	ORIS BOR	RIS PLLFI							
Reserved bits return an indeterminate value, and should never be changed.									
<sub>ADY</sub> Time	r assert	s.							
IS									
utput ass	erts.								
errupt Stat	tus								
This bit is set if an internal oscillator fault is detected.									
Main Oscillator Fault Raw Interrupt Status									
This bit is set if a main oscillator fault is detected									
LDO Power Unregulated Raw Interrupt Status									
-									
-									
	L								
This bit is the raw interrupt status for any brown-out conditions. If set, a brown-out condition was detected. An interrupt is reported if the BORIM bit in the IMC register is set and the BORIOR bit in the <b>PBORCTL</b> register is cleared									
PLL Fault Raw Interrupt Status									
ected (sto	ops osci	illating).							
a a su a	DFRIS LDC RO O RO O RO RO RO RO RO RO	DFRIS LDORIS BOR RO RO O O O O O O O O DY Timer asserts DY Timer asserts S Utput asserts. Trupt Status tor fault is detected. Pt Status ault is detected. errupt Status unregulated. Status for any brown-condition was detected bit in the <b>IMC</b> re							

# Register 14: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1 1		1			res	served	1	1	1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
			1 1		reserved		т т		1	PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLL	
Type Reset 4U.com	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R	
Bit	/Field		Name		Туре		Reset	[	Descrip	tion							
3	31:7	I	reserved		RO		0		Reserved bits return an indeterminate value, and should never be changed.								
	6		PLLLIM		PLLLIM R/W			0	F	PLL Lock Interrupt Mask							
								F Q	promote generat	specifies ed to a co ed if PLI enerated	ontrolle	r interr	upt. If se	et, an ir	nterrupt		
5			CLIM		R/W	0	(	Current	Limit Int	errupt I	Mask						
								F Q	oromote	specifies ed to a co ed if CLF ed.	ontrolle	r interr	upt. If se	et, an ir	nterrupt		
	4		IOFIM		R/W		0	I	nternal	Oscillate	or Fault	Interru	ipt Masł	ĸ			
									This bit specifies whether an internal oscil detection is promoted to a controller intern interrupt is generated if IOFRIS is set; oth interrupt is not generated.			nterrupt	. If set,				
	3		MOFIM		R/W		0	ſ	Main Oscillator Fault Interrupt Mask								
3		MOFIM R/W					F Q	oromote	specifies ed to a co ed if MOE ed.	ontrolle	r interr	upt. If se	et, an ir	nterrupt	is		
2		LDOIM		R/W		0	L	_DO Po	wer Unr	egulate	d Inter	rupt Ma	sk				
								s i	situatior	specifies n is prom t is gene	noted to rated if	a cont	roller in	terrupt.	If set, a	an	

October 6, 2006

Bit/Field	Name	Туре	Reset	Description
1	BORIM	R/W	0	Brown-Out Reset Interrupt Mask
				This bit specifies whether a brown-out condition is promoted to a controller interrupt. If set, an interrupt is generated if BORRIS is set; otherwise, an interrupt is not generated.
0	PLLFIM	R/W	0	PLL Fault Interrupt Mask
				This bit specifies whether a PLL fault detection is promoted to a controller interrupt. If set, an interrupt is generated if PLLFRIS is set; otherwise, an interrupt is not generated.

www.DataSheet4U.com

#### Register 15: Masked Interrupt Status and Clear (MISC), offset 0x058

Central location for system control result of RIS AND IMC to generate an interrupt to the controller. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the **RIS** register (see page 69).

(	Offset 0x05	8																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
					· · ·			re	served				•						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
J.con				1	eserved					PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	PLLFMIS			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0			
Bit	/Field		Name		Туре		Reset		Descripti	ion									
3	31:7	r	eserved		RO		0		Reserved bits return an indeterminate value, and should never be changed.										
	6	P	LLLMIS		R/W1C	;	0		PLL Lock Masked Interrupt Status										
									This bit is set when the PLL $T_{READY}$ timer asserts. T interrupt is cleared by writing a 1 to this bit.										
5			CLMIS		R/W1C	;	0		Current I	Limit Ma	asked Ir	nterrupt	Status						
								This bit is set if the LDO's CLE output asserts. T is cleared by writing a 1 to this bit.						. The in	terrupt				
	4	IOFMIS			R/W1C	;	0		Internal (	Oscillato	or Fault	Maske	d Interr	upt Stat	tus				
									This bit is set if an internal oscillator fault is interrupt is cleared by writing a 1 to this bit						detected. The				
	3	Ν	<b>IOFMIS</b>		R/W1C	;	0		Main Os										
									This bit is set if a main oscillator fault is detected interrupt is cleared by writing a 1 to this bit.							е			
	2	L	DOMIS		R/W1C	)	0		LDO Pov	wer Unre	egulate	d Mask	ed Inte	rrupt St	atus				
									This bit is set if LDO power is unregulated. Th cleared by writing a 1 to this bit.							rupt is			
	1	E	BORMIS		R/W1C	;	0		Brown-C	ut Rese	et Mask	ed Inte	rrupt St	atus					
·								This bit is the masked interrupt status for any brown-out conditions. If set, a brown-out condition was detected. An interrupt is reported if the BORIM bit in the <b>IMC</b> register is set and the BORIOR bit in the <b>PBORCTL</b> register is cleared. The interrupt is cleared by writing a 1 to this bit.											
	0	Р	LLFMIS		R/W1C	;	0		PLL Fau	lt Maske	ed Inter	rupt Sta	atus						
									This bit i The inter							ing).			

#### Register 16: Reset Cause (RESC), offset 0x05C

This field specifies the cause of the reset event to software. The reset value is determined by the cause of the reset. When an external reset is the cause (EXT is set), all other reset bits are cleared. However, if the reset is due to any other cause, the remaining bits are sticky, allowing software to see all causes.

		Reset Ca Offset 0x05		ESC)													
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ſ	1		1 1		1 1		1 1	r	eserved		1				1	
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
/w.DataSheet4	J.con	1		1 1		reserved		1 1		1		LDO	SW	WDT	BOR	POR	EXT
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -
	Bit	/Field		Name		Туре		Reset		Descripti	on						
	3	31:6	r	eserved		RO		0		Reserveo never be			indete	rminate	value,	and sho	ould
		5		LDO		R/W		-		When se event.	t to 1, L	.DO pov	wer OK	lost is t	he caus	e of the	e reset
		4		SW		R/W		-		When se event.	t to 1, a	a softwa	ire rese	t is the	cause o	of the re	eset
		3		WDT		R/W		-		When se event.	t to 1, a	a watch	dog res	et is the	e cause	of the i	reset
		2		BOR		R/W		-		When se event.	t to 1, a	a brown	-out res	set is the	e cause	of the	reset
		1		POR		R/W		-		When se event.	t to 1, a	a power	-on res	et is the	e cause	of the r	eset
		0		EXT		R/W		-		When se cause of				et (RST	assertio	on) is th	IE

73

#### Register 17: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

	Run-Mo Offset 0x06		ck Config	guration	n (RCC)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	reser	ved		ACG		SYS	SDIV	1	USESYSDIV		I	rese	rved		
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	erved	PWRDN	OEN	BYPASS	PLLVER	I	1	XTAL		OS	CSRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS
Type Reset Sheet4U.com	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bi	t/Field		Name		Туре		Reset		Descrip	tion						
3	81:28	F	Reserved	ł	RO		0			ed bits re e change		n indete	erminate	e value,	and sh	ould
	27		ACG		R/W		0		Auto Clo This bit	ock Gatii specifies	•	er the	svstem	uses the	e Sleep	-Mode

This bit specifies whether the system uses the **Sleep-Mode Clock Gating Control (SCGCn)** registers (see page 79) and **Deep-Sleep-Mode Clock Gating Control (DCGCn)** registers (see page 79) if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the **SCGCn** or **DCGCn** registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the **Run-Mode Clock Gating Control (RCGCn)** registers (see page 79) are used when the controller enters a sleep mode.

The **RCGCn** registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

Bit/Field	Name	Туре	Reset	Description		
26:23	SYSDIV	R/W	0xF	System Clock	k Divisor	
					ch divisor is used output (200 MHz	to generate the system clock :).
				Binary Value	Divisor (BYPASS=1)	Frequency (BYPASS=0)
				0000- 1000	reserved	reserved
				1001	/10	20 MHz
				1010	/11	18.18 MHz
www.DataSheet4U.com				1011	/12	16.67 MHz
				1100	/13	15.38 MHz
				1101	/14	14.29 MHz
				1110	/15	13.33 MHz
				1111	/16	12.5 MHz (default)
				register (see a lower divide	page 74), the SY er was requested	Clock Configuration (RCC) SDIV value is MINSYSDIV if and the PLL is being used. divide a non-PLL source.
22	USESYSDIV	R/W	0	clock. The sy		as the source for the system er is forced to be used when rce.
21:14	reserved	RO	0	Reserved bits never be cha		rminate value, and should
13	PWRDN	R/W	1	PLL Power D	own	
					down the PLL. Se	WRDN input. The reset value e Table 6-4 on page 77 for
12	OEN	R/W	1	PLL Output E	Inable	
				If cleared, the	e driver transmits	PLL output driver is enabled. the PLL clock to the output. not oscillate outside the PLL
				Note: Both PLL		must be cleared to run the
11	BYPASS	R/W	1	PLL Bypass		
				output or the system is the	OSC source. If s OSC source. Ot	clock is derived from the PLL et, the clock that drives the herwise, the clock that drives clock divided by the system

75

	Bit/Field	Name	Туре	Reset	Descriptior	1
	10	PLLVER	R/W	0	PLL Verific	ation
					the verifica generated	ntrols the PLL verification timer function. If set, tion timer is enabled and an interrupt is if the PLL becomes inoperative. Otherwise, the timer is not enabled.
	9:6	XTAL	R/W	0xB		pecifies the crystal value attached to the main The encoding for this field is provided in Table 6-4 7.
				Oscillator	-Related Bits	
w.DataSheet4U	J.com 5:4	OSCSRC	R/W	0x0	Picks amor values are:	ng the four input sources for the OSC. The
					Value	Input Source
					00	Main oscillator (default)
					01	Internal oscillator
					10	Internal oscillator / 4 (this is necessary if used as input to PLL)
					11	reserved
	3	IOSCVER	R/W	0	function. If interrupt is	ntrols the internal oscillator verification timer set, the verification timer is enabled and an generated if the timer becomes inoperative. the verification timer is not enabled.
	2	MOSCVER	R/W	0	function. If interrupt is	ntrols the main oscillator verification timer set, the verification timer is enabled and an generated if the timer becomes inoperative. the verification timer is not enabled.
	1	IOSCDIS	R/W	0	Internal Os	cillator Disable
					0: Internal	oscillator is enabled.
					1: Internal	oscillator is disabled.
	0	MOSCDIS	R/W	0	Main Oscill	lator Disable
					0: Main os	cillator is enabled.
					1: Main os	cillator is disabled.

#### Table 6-3. PLL Mode Control

PWRDN	OEN	Mode
1	Х	Power down
0	0	Normal

Crystal Number (XTAL Binary Value)	Crystal Frequency (MHz)
0000-0011	reserved
0100	3.579545 MHz
0101	3.6864 MHz
0110	4 MHz
0111	4.096 MHz
1000	4.9152 MHz
1001	5 MHz
1010	5.12 MHz
1011	6 MHz (reset value)
1100	6.144 MHz
1101	7.3728 MHz
1110	8 MHz
1111	8.192 MHz

## Table 6-4. Default Crystal Field Values and PLL Programming

ww.DataSheet4U.com

77

#### Register 18: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 74).

	Offset 0x0	)64														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1 1			rese	erved							1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	D			1 1		F		1				1	R		1
Type Reset	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -
В	it/Field		Name		Туре		Reset	[	Descript	ion						
:	31:16	I	reserved	ł	RO		0		Reserve never be			n indete	erminate	e value,	and sh	ould
	15:14		OD		RO		-	Т	his field	l specifi	es the v	value si	upplied	to the F	PLL's O	D input.
	13:5		F		RO		-	٦	his field	d specifi	ies the	value s	upplied	to the I	PLL's F	input.
	4:0		R		RO		-	T	his field	l specifi	ies the	value s	upplied	to the I	⊃I I 's R	input

XTAL to PLL Translation (PLLCFG)

#### Register 19: Run-Mode Clock Gating Control 0 (RCGC0), offset 0x100

#### Register 20: Sleep-Mode Clock Gating Control 0 (SCGC0), offset 0x110

#### Register 21: Deep-Sleep-Mode Clock Gating Control 0 (DCGC0), offset 0x120

These registers control the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts.

**RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration** (**RCC**) register (see page 74) specifies that the system uses sleep modes.

	Offset 0	x100	, 0x11	10, 0x	120																			
	31		30		29	2	8		27	26		25	24	23	22		21		20	19		18	17	16
								1					I I	eserved	1					1			I	1
Type Reset	RO 0		RO 0		RO 0		:O 0		RO 0	RO 0		RO 0	RO 0	RO 0	RC 0		RO 0		RO 0	RO 0	1	RO 0	RO 0	RO 0
	15		14		13	1	2		11	10		9	8	7	6		5		4	3		2	1	0
		1		1	1			1		r	r eserv	red	I	1	1	1		1		WD	Т	SWO	SWD	JTAG
Type Reset	RO 0		RO 0		RO 0		:O 0		RO 0	RO 0		RO 0	RO 0	RO 0	RC 0		RO 0		RO 0	R/W 0		R/W 0	R/W 0	R/W 1
Bi	t/Fielc	ł		N	ame				Тур	е		Res	et	Desc	ription									
	31:4			res	erve	b			RC	)		0			rved b r be ch			n an	inde	etermi	nat	te value	e, and s	should
	3			V	VDT				R/V	V		0		set, t		rec	eives	sac	lock	and f		the WD ctions.		
	2			S	WO			R/W 0						set, t		rec	eives	sac	lock	and f		the SW ctions.		
	1			S	WD			R/W 0						set, t		rec	eives	sac	lock	and f		the SW ctions.		
	0			J.	TAG				R/V	V		1		The i clock	eset st	ate inct	for th ions.	nis b Set	oit is tting	1. At r	es	the JTA et, the o 0 leav	unit rec	eives a

Run-Mode, Sleep-Mode and Deep-Sleep-Mode Clock Gating Control 0 (RCGC0, SCGC0, and DCGC0) Offset 0x100, 0x110, 0x120

a. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

#### Register 22: Run-Mode Clock Gating Control 1 (RCGC1), offset 0x104

#### Register 23: Sleep-Mode Clock Gating Control 1 (SCGC1), offset 0x114

#### Register 24: Deep-Sleep-Mode Clock Gating Control 1 (DCGC1), offset 0x124

These registers control the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts.

**RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration** (**RCC**) register (see page 74) specifies that the system uses sleep modes.

	Offset 0x	104, 01114,	and 0x12	.4												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1		reserved	1		I	COMPO		1 1	rese	rved	ĺ	I	GPTM1	GPTM0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R./W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C	Г		l .	reserved	1	1 1	-	SSI		reserved		UART0
Туре	RO 0	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field	I	Name		Туре		Reset	t C	Descript	ion						
3	81:25	re	served	I	RO		0					indete	rminate	e value,	and sho	buld
	24	COMP0R/W0This bit controls the clock gating for the Comparator module. If set, the unit receives a clock and functions Otherwise, the unit is unclocked and disabled. <sup>a</sup>														
2	23:18	re	served	I	RO		0			d bits re change		indete	rminate	e value,	and sho	buld
	17	G	PTM1		R/W		0	٦	imer 1	controls module. s. Otherv	If set, t	the unit	receiv	es a clo	ck and	_
	16	G	BPTM0		R/W		0	٦	Timer 0	controls module. s. Otherv	If set, t	the unit	receiv	es a clo	ck and	-
1	5:13	re	served	1	RO		0			d bits re e change		indete	rminate	e value,	and sho	bluc

Run-Mode, Sleep-Mode, and Deep-Sleep-Mode Clock Gating Control 1 (RCGC1, SCGC1, and DCGC1) Offset 0x104, 0x114, and 0x124

	Bit/Field	Name	Туре	Reset	Description
	12	12C	R/W	0	This bit controls the clock gating for the I <sup>2</sup> C module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. <sup>a</sup>
	11:5	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
	4	SSI	R/W	0	This bit controls the clock gating for the SSI module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. <sup>a</sup>
/ww.DataSheet4U.	3:1 com	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
	0	UART0	R/W	0	This bit controls the clock gating for the UART0 module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. <sup>a</sup>

a. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

81

#### Register 25: Run-Mode Clock Gating Control 2 (RCGC2), offset 0x108

#### Register 26: Sleep-Mode Clock Gating Control 2 (SCGC2), offset 0x118

#### Register 27: Deep-Sleep-Mode Clock Gating Control 2 (DCGC2), offset 0x128

These registers control the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts.

**RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration** (**RCC**) register (see page 74) specifies that the system uses sleep modes.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1 1		reserved	1	I	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	1		1 1				reserved		1	1	I	1	1	PORTC	PORTB	PORTA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
Bit	t/Field		Name		Туре		Reset		Descript	ion						
÷	31:3		reserved		RO		0		Reserve never be			n indete	erminate	e value,	and sho	ould
	2		PORTC		R/W		0		This bit o module. Otherwis	If set, th	ne unit	receive	s a clo	ck and f	unction	
	1		PORTB		R/W		0		This bit o module. Otherwis	lf set, th	ne unit	receive	s a clo	ck and f	unction	
	0		PORTA		R/W		0		This bit o module. Otherwis	lf set, th	ne unit	receive	s a clo	ck and f	unction	

Run-Mode, Sleep-Mode, and Deep-Sleep-Mode Clock Gating Control 2 (RCGC2, SCGC2, and DCGC2) Offset 0x108, 0x118, and 0x128

a. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

#### Register 28: Deep-Sleep Clock Configuration (DSLPCLKCFG), offset 0x144


This register is used to automatically switch from the main oscillator to the internal oscillator when entering Deep-Sleep mode. The system clock source is the main oscillator by default. When this register is set, the internal oscillator is powered up and the main oscillator is powered down. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode.

	Of	fset 0x14	4														
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		· · ·						reserved	1			•	•	1	1
T		D.O.		20	20			20				20	DO			20	
Re	vpe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1						<u> </u>		· · · ·				1	1	1	<u> </u>
									rese	rved							IOSC
	pe	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Re	set	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field Name					Туре		Reset	D	escriptio	on						
	Bit/Field Name 31:1 Reserved				RO		0		eserved ever be			indete	rminate	value,	and sh	ould	
	0			IOSC		R/W		0	D in m	his field eep-Sle ternal o ode. Ot /stem cl	ep moo scillato herwise	de is rur r to be t e, the m	ning. \ he cloo	When se	et, this ce durir	field for ng Deep	ces the Sleep

Deep-Sleep Clock Configuration (DSLPCLKCFG)

#### Register 29: Clock Verification Clear (CLKVCLR), offset 0x150

This register is provided as a means of clearing the clock verification circuits by software. Since the clock verification circuits force a known good clock to control the process, the controller is allowed the opportunity to solve the problem and clear the verification fault. This register clears all clock verification faults. To clear a clock verification fault, the VERCLR bit must be set and then cleared by software. This bit is not self-clearing.



Clock Verification Clear (CLKVCLR)

#### Register 30: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160

This register is provided as a means of allowing the LDO to reset the part if the voltage goes unregulated. Use this register to choose whether to automatically reset the part if the LDO goes unregulated, based on the design tolerance for LDO fluctuation.


Allow Unregulated LDO to Reset the Part (LDOARST) Offset 0x160


	31	30	29	28	27		26	25	24	23	22	21	20	19	18	17	16
Г		1	1	1	1	1		1	1	1	1	1	1	1	1	1	1
										reserve	d						
Туре	RO	RO	RO	RO	R	)	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11		10	9	8	7	6	5	4	3	2	1	0
Г		1	-	T	1	1			1	1	1	1				1	
J.con									r	eserved							LDOARST
Туре	RO	RO	RO	RO	R	)	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0
Rit	/Field		Nam	<u> </u>	т	ре		Reset		Descrip	tion						
Dit			Indin	6	iy	pe		11030	-	Descrip							
~	31:1		Decem	ام ما		0		0		Decer	ما ام م		<u>ب</u> مامية مر			ام امم	امار ب
Ċ	51.1		Reserv	eu	К	0		0		Reserv			in indet	erminat	e value	, and sr	iouia
										never b	e chan	gea.					
	0			ot	-			0		<u> </u>							
	0		LDOAR	SI	R	W		0		Set to 1	to allo	w unreg	gulated	LDO OL	itput to	reset th	e part.

# 7 Internal Memory

The LM3S102 microcontroller comes with 2 KB of bit-banded SRAM and 8 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

# 7.1 Block Diagram





# 7.2 Functional Description

This section describes the functionality of both memories.

## 7.2.1 SRAM Memory

The internal SRAM of the Stellaris devices is located at address 0x20000000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset \* 32) + (bit number \* 4)

For example, if bit 3 at address 0x20001000 is to be modified, the bit-band alias is calculated as:

0x22000000 + (0x1000 \* 32) + (3 \* 4) = 0x2202000C

With the alias address calculated, an instruction performing a read/write to address 0x2202000C allows direct access to only bit 3 of the byte at address 0x20001000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual.

#### 7.2.2 Flash Memory

w.DataSheet4U.com

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

#### 7.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register (see page 92).

On reset, **USECRL** is loaded with a value that configures the flash timing so that it works with the selected crystal value. If software changes the system operating frequency, the new operating frequency must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 must be written to the **USECRL** register.

#### 7.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPE** and **FMPRE** registers (see page 91).

- Flash Memory Protection Program Enable (FMPPE): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPRE): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed. The contents of the memory block are prohibited from being accessed as data and traversing the DCode bus.

The policies may be combined as shown in Table 7-1.

FMPPE	FMPRE	Protection
0	0	Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0	1	Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

Table 7-1.	Flash Protection Policy Combinations
------------	--------------------------------------

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPRE** and **FMPPE** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence.

#### 7.2.2.3 Flash Memory Programming

Writing the flash memory requires that the code be executed out of SRAM to avoid corrupting or interrupting the bus timing. Flash pages can be erased on a page basis (1 KB in size), or by performing a mass erase of the entire flash.

All erase and program operations are performed using the Flash Memory Address (FMA), Flash Memory Data (FMD) and Flash Memory Control (FMC) registers. See section 7.3 for examples.

# 7.3 Initialization and Configuration

This section shows examples for using the flash controller to perform various operations on the contents of the flash memory.

## 7.3.1 Changing Flash Protection Bits

As discussed in Section 7.2.2.2, changes to the protection bits must be committed before they take effect. The sequence to change and commit a bit in software is as follows:

- 1. The Flash Memory Protection Read Enable (FMPRE) and Flash Memory Protection Program Enable (FMPPE) registers are written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 93) bit 0 is set to 1 if the FMPPE register is to be committed; otherwise, a 0 commits the FMPRE register.
- 3. The Flash Memory Control (FMC) register (see page 95) is written with the COMT bit set. This initiates a write sequence and commits the changes.

# 7.3.2 Flash Programming

The Stellaris devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD** and **FMC**.

#### The flash is programmed using the following sequence:

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the **FMA** register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA4420001) to the FMC register.
- 4. Poll the FMC register until the WRITE bit is cleared.

#### *To perform an erase of a 1-KB page:*

- 1. Write the page address to the FMA register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA4420002) to the **FMC** register.
- 3. Poll the FMC register until the ERASE bit is cleared.

#### To perform a mass erase of the flash:

- 1. Write the flash write key and the MERASE bit (a value of 0xA4420004) to the **FMC** register.
- 2. Poll the FMC register until the MERASE bit is cleared.

## 7.4 Register Map

Table 7-2 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address, relative to the Flash control base address of 0x400FD000, except for **FMPRE** and **FMPPE**, which are relative to the System Control base address of 0x400FE000.

Offset	Name	Reset	Туре	Description	See page
0x130 <sup>a</sup>	FMPRE	0x0F	R/W0	Flash memory read protect	91
0x134 <sup>a</sup>	FMPPE	0x0F	R/W0	Flash memory program protect	91
0X140 <sup>a</sup>	USECRL	0x13	R/W	USec reload	92
0x000	FMA	0x00000000	R/W	Flash memory address	93
0x004	FMD	0x00000000	R/W	Flash memory data	94
0x008	FMC	0x00000000	R/W	Flash memory control	95
0x00C	FCRIS	0x00000000	RO	Flash controller raw interrupt status	97
0x010	FCIM	0x00000000	R/W	Flash controller interrupt mask	98
0x014	FCMISC	0x00000000	R/W1C	Flash controller masked interrupt status and clear	99

#### Table 7-2. Flash Register Map

a. Relative to System Control base address of 0x400FE000.

# 7.5 Register Descriptions

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset.

/ww.DataSheet4U.com

#### Register 1: Flash Memory Protection Read Enable (FMPRE), offset 0x130

#### Register 2: Flash Memory Protection Program Enable (FMPPE), offset 0x134

Note: Offset is relative to System Control base address of 0x400FE000

These registers store the read-only (**FMPRE**) and execute-only (**FMPPE**) protection bits for each 2 KB flash block. This register is loaded during the power-on reset sequence.

The factory settings for the **FMPRE** and **FMPPE** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1).

The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence.

For additional information, see "Flash Memory Protection" on page 87.

	Offset 0	x130	and 0	x134													
	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1 1		1 1			1		1	i		1		i	
									rese	erved							
Type	RO		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				тт		т			1	1	1	T					
							rese	rved						Block3	Block2	Block1	Block0
Туре	RO		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W0	R/W0	R/W0	R/W0
Reset	0		0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
	t/Field	I		Name		Туре		F	Reset		Descripti						
÷	31:4		I	eserved		RO			0		Reserve should n				rminate	value,	and
	3:0			Block3- Block0		R/W0	)		0x0F		Enable 2 ( <b>FMPPE</b> register).	registe	r), or e	xecuted	or read	(FMPI	RE


in Table 7-1 on page 88.

Flash Memory Protection Read Enable and Program Enable (FMPRE and FMPPE)

#### Register 3: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400FE000


This register is provided as a means of creating a 1 µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.



#### October 6, 2006

#### Register 4: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.




Flash Memory Address (FMA)

93

#### Register 5: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.



#### Register 6: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 93). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 94) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Flash Memory Control (FMC)

et4U.com	Offset 0x0	08														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		•				· ·	V	/RKEY			•		•	•	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Í		İ		1 1	re	i i eserved		1 1		i	i	COMT	MERASE	ERASE	WRITE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре		Reset		Descripti	on						
3	1:16 WRKEY			WRKEY WO 0x0 This field co incidence o be written in FMC regist read of this							idental his field thout th	flash w for a w his WRI	rites. Th /rite to c <ey td="" val<=""><td>ne value occur. N</td><td>0xA44 /rites to</td><td>2 must the</td></ey>	ne value occur. N	0xA44 /rites to	2 must the
	15:4	reserved		RO	0		Reserved bits return an indeterminate value, and never be changed.						and sho	ould		
	3		СОМТ		R/W 0				Commit (write) of register value to nonvolatile stora write of 0 has no effect on the state of this bit.							e. A
									If read, th If the pre otherwise returned.	vious c ə, if the	ommit a	access	is comp	olete, a	0 is retu	urned;
									This can	take up	o to 50	µs.				
	2	Ν	IERASE	Ē	R/W		0		Mass era	ise flas	h memo	ory				
									If this bit erased. A							
									If read, th provided 0 is retur is not cor	. If the p ned; ot	previou herwise	s mass e, if the	erase a previou	access	is comp	lete, a
									This can	take up	o to 250	) ms.				

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a page of flash memory
				If this bit is set, the page of flash main memory as specified by the contents of <b>FMA</b> is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
U.com <b>0</b>	WRITE	R/W	0	Write a word into flash memory
				If this bit is set, the data stored in <b>FMD</b> is written into the location as specified by the contents of <b>FMA</b> . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This can take up to 50 us

This can take up to 50 µs.

#### Register 7: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

	(	Offset 0x00	С		1		,												
	_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
									res	erved				•	•	•	•		
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				<b>г</b> г				1	reserved			I		I	I	PRIS	ARIS		
.DataSheet4	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	Bit	/Field		Name		Туре		Reset	[	Descripti	on								
	31:2		r	eserved	RO			0		Reserved bits return an indeterminate value, and should never be changed.									
	1			PRIS	RO	RO 0			Programming Raw Interrupt Status										
	1								c t c t	This bit ir cycle. If s the progr cycles ar the <b>Flash</b> bage 95)	et, the ammin e eithe <b>h Mem</b> e	prograi g cycle r write c	mming has not or erase	cycle co t comple actions	omplete eted. P s gener	ed; if cle rogrami ated thi	ared, ming		
		0		ARIS		RO		0	Access Raw Interrupt Status										
									s p E E	This bit in bet, the p policy as Enable (I Enable (I access h	rogram set in t F <b>MPRE</b> F <b>MPPE</b>	n tried to the <b>Flas</b> E) and F E) regist	o acces sh Mem Tash M ters (se	s the fla ory Pro emory e page	ash cou otectio Protec 91). Ot	inter to <b>n Read</b> tion Pro herwise	the ogram		

Flash Controller Raw Interrupt Status (FCRIS)

#### Register 8: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

	Offset 0	x010			1		k (FC	)												
	31		30	29	_	28	1	27	26	25	24	23	22		21	20	19	18	17	16
		-		1	1		-			-	1	served	1	-			1			1
Tuna	RO		RO	BO		RO		20	RO	RO		RO	RO		0	DO.	RO	RO	PO	PO
Type Reset	0		0	RO 0		0		0 0	0	0	RO 0	0	0		RO 0	RO 0	0	RO 0	RO 0	RO 0
	15		14	13		12		11	10	9	8	7	6		5	4	3	2	1	0
				I	T		1	1			reserve	d.	1	1			1		PMASI	K AMAS
Туре	RO		RO	RO		RO	F	20	RO	RO	RO	RO	RO		RO	RO	RO	RO	R/W	R/W
Reset	o n		0	0		0		0	0	0	0	0	0		0	0	0	0	0	0
Bi	it/Fielc	ł		Name	е		Т	уре		Rese	et	Descrip	otion							
	31:2																			
			r	eserve	ed		F	20		0		Reserv never b			n an	indete	erminat	te valu	e, and s	hould
	1			eserve PMAS				RO R/W		0			e char	nged.			erminat	te valu	e, and s	hould
	1											never b Prograi This bit interrup	e char mming contro t statu mming- er. Oth	nged. Inter ols the s to t gene erwis	rupt e rep he co rateo se, in	Mask orting ontrolle d inter terrup	of the er. If se rupt is ts are r	prograi et, a promot	mming r ed to th	aw
	1		I		к		F					never b Prograi This bit interrup prograr controll	e char mming contro ot statu mming- er. Oth ssed fr	nged. Inter ols the s to t gene erwis om th	rupt e rep he co rateo se, in he co	Mask orting ontrolle d inter terrup	of the er. If se rupt is ts are r	prograi et, a promot	mming r ed to th	aw

October 6, 2006

#### Register 9: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

		Offset 0x0	14			•											
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1 1				1	res	served		1	1	1		1	
	Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ataSheet4	U.con			· ·				·	reserved	1						PMISC	AMISC
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0
	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
						_		-									
	Bi	t/Field		Name		Туре		Reset	ĺ	Descriptio	on						
	:	31:2	r	eserved		RO		0		Reserved never be			indete	rminate	value,	and sho	buld
		1		PMISC		R/W1C		0	I	Program	ning N	lasked I	nterrup	t Status	and C	Clear	
	1								t t	This bit in because masked. the <b>FCRI</b> PMISC bi	a prog This bi <b>S</b> regis	rammin t is clea ster (see	g cycle ired by	comple writing	ted an a 1. Th	d was not	bit in
		0		AMISC		R/W1C		0		Access M	lasked	Interru	pt Statu	s and C	Clear		
									t t	This bit in Decause masked. The <b>FCRI</b> Cleared.	an imp This bi	roper a t is clea	ccess w red by	vas atte writing	mpted a 1. Th	and wa	bit in

Flash Controller Masked Interrupt Status and Clear (FCMISC)

# 8 General-Purpose Input/Outputs (GPIOs)


The GPIO module is composed of three physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, and Port C). The GPIO module is FiRM-compliant and supports up to 18 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- Programmable control for GPIO interrupts:
  - Interrupt generation masking
  - Edge-triggered on rising, falling, or both
  - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Programmable control for GPIO pad configuration:
  - Weak pull-up or pull-down resistors
  - 2-mA, 4-mA, and 8-mA pad drive
  - Slew rate control for the 8-mA drive
  - Open drain enables
  - Digital input enables

# 8.1 Block Diagram

#### Figure 8-1. GPIO Module Block Diagram




ww.DataSheet4U.com

# 8.2 Functional Description

Important: All GPIO pins are inputs by default (**GPIODIR=0** and **GPIOAFSEL=0**), with the exception of the five JTAG pins (PB7 and PC[3:0]. The JTAG pins default to their JTAG functionality (**GPIOAFSEL=1**). Asserting a Power-On-Reset (POR) or an external reset (RST) puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 8-2). The LM3S102 microcontroller contains three ports and thus three of these physical GPIO blocks.



#### Figure 8-2. GPIO Port Block Diagram


## 8.2.1 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 108) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.

For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 8-3, where u is data unchanged by the write.


#### Figure 8-3. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 8-4.

vw.DataSheet4U.com

#### Figure 8-4. GPIODATA Read Example



## 8.2.2 Data Direction

The **GPIO Direction (GPIODIR)** register (see page 109) is used to configure each individual pin as an input or output.

#### 8.2.3 Interrupt Operation

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- **GPIO Interrupt Sense (GPIOIS)** register (see page 110)
- **GPIO Interrupt Both Edges (GPIOIBE)** register (see page 111)
- GPIO Interrupt Event (GPIOIEV) register (see page 112)

Interrupts are enabled/disabled via the **GPIO Interrupt Mask (GPIOIM)** register (see page 113). When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see pages 114 and 115). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

Interrupts are cleared by writing a 1 to the **GPIO Interrupt Clear (GPIOICR)** register (see page 116).

When programming interrupts, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

# 8.2.4 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 117), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

# 8.2.5 Pad Configuration

The pad configuration registers allow for GPIO pad configuration by software based on the application requirements. The pad configuration registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPDR**, **GPIOSLR**, and **GPIODEN** registers.

## 8.2.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

# 8.3 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting PORTA, PORTB, and PORTC in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) default to general-purpose input mode (**GPIODIR** and **GPIOAFSEL** both set to 0). Table 8-1 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 8-2 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

	Register Bit Value <sup>a</sup>											
Configuration	GPIOAFSEL	GPIODIR	GPIOODR	GPIODEN	GPIOPUR	GPIOPDR	GPIODR2R	GPIODR4R	<b>GPIODR8R</b>	GPIOSLR		
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	Х		
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?		
Open Drain Input (GPIO)	0	0	1	1	Х	Х	Х	Х	Х	Х		
Open Drain Output (GPIO)	0	1	1	1	Х	Х	?	?	?	?		
Open Drain Input/Output (I <sup>2</sup> C)	1	Х	1	1	Х	Х	?	?	?	?		
Digital Input (Timer CCP)	1	Х	0	1	?	?	Х	Х	Х	Х		
Digital Output (Timer PWM)	1	Х	0	1	?	?	?	?	?	?		

Table 8-1.	<b>GPIO Pad Configuration Examples</b>
------------	----------------------------------------

Table 8-1. GPIC	Pad Configuration	Examples (Continued)
-----------------	-------------------	----------------------

		Register Bit Value <sup>a</sup>									
Configuration	GPIOAFSEL	GPIODIR	GPIOODR	GPIODEN	GPIOPUR	GPIOPDR	GPIODR2R	GPIODR4R	<b>GPIODR8R</b>	GPIOSLR	
Digital Input/Output (SSI)	1	Х	0	1	?	?	?	?	?	?	
Digital Input/Output (UART)	1	Х	0	1	?	?	?	?	?	?	
Analog Input (Comparator)	0	0	0	0	0	0	Х	Х	Х	Х	
Digital Output (Comparator)	1	Х	0	1	?	?	?	?	?	?	

ww.DataSheet4U.com

a. X=Ignored (don't care bit)

.

?=Can be either 0 or 1, depending on the configuration

	Table 8-2.	<b>GPIO Interrupt Configuration Example</b>
--	------------	---------------------------------------------

Pagistar	Desired Interrupt Event Trigger	Pin 2 Bit Value <sup>a</sup>								
Register		7	6	5	4	3	2	1	0	
GPIOIS	0=edge 1=level	Х	Х	Х	Х	Х	0	Х	х	
GPIOIBE	OIBE 0=single edge 1=both edges		Х	Х	Х	Х	0	Х	Х	
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge	Х	Х	Х	Х	Х	1	Х	х	
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0	

a. X=Ignored (don't care bit)

# 8.4 Register Map

Table 8-2 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x40004000
- GPIO Port B: 0x40005000
- GPIO Port C: 0x40006000

Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad (see Figure 8-1 on page 101). In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.

w.DataSheet4U.com

#### Table 8-3. GPIO Register Map

Offset	Name	Reset	Туре	Description	See page
0x000	GPIODATA	0x00000000	R/W	Data	108
0x400	GPIODIR	0x00000000	R/W	Data direction	109
0x404	GPIOIS	0x00000000	R/W	Interrupt sense	110
0x408	GPIOIBE	0x00000000	R/W	Interrupt both edges	111
0x40C	GPIOIEV	0x00000000	R/W	Interrupt event	112
0x410	GPIOIM	0x00000000	R/W	Interrupt mask enable	113
0x414	GPIORIS	0x00000000	RO	Raw interrupt status	114
0x418	GPIOMIS	0x00000000	RO	Masked interrupt status	115
0x41C	GPIOICR	0x00000000	W1C	Interrupt clear	116
0x420	GPIOAFSEL	see note <sup>a</sup>	R/W	Alternate function select	117
0x500	GPIODR2R	0x000000FF	R/W	2-mA drive select	118
0x504	GPIODR4R	0x00000000	R/W	4-mA drive select	119
0x508	GPIODR8R	0x00000000	R/W	8-mA drive select	120
0x50C	GPIOODR	0x00000000	R/W	Open drain select	121
0x510	GPIOPUR	0x000000FF	R/W	Pull-up select	122
0x514	GPIOPDR	0x00000000	R/W	Pull-down select	123
0x518	GPIOSLR	0x00000000	R/W	Slew rate control select	124
0x51C	GPIODEN	0x000000FF	R/W	Digital input enable	125
0xFD0	GPIOPeriphID4	0x00000000	RO	Peripheral identification 4	126
0xFD4	GPIOPeriphID5	0x00000000	RO	Peripheral identification 5	127
0xFD8	GPIOPeriphID6	0x00000000	RO	Peripheral identification 6	128

	Offset	Name	Reset	Туре	Description	See page
ſ	0xFDC	GPIOPeriphID7	0x00000000	RO	Peripheral identification 7	129
Ī	0xFE0	GPIOPeriphID0	0x00000061	RO	Peripheral identification 0	130
Ī	0xFE4	GPIOPeriphID1	0x00000000	RO	Peripheral identification 1	131
Ī	0xFE8	GPIOPeriphID2	0x00000018	RO	Peripheral identification 2	132
Ī	0xFEC	GPIOPeriphID3	0x00000001	RO	Peripheral identification 3	133
t4L	0xFF0	GPIOPCellID0	0x000000D	RO	GPIO PrimeCell identification 0	134
Ī	0xFF4	GPIOPCellID1	0x000000F0	RO	GPIO PrimeCell identification 1	135
ĺ	0xFF8	GPIOPCellID2	0x00000005	RO	GPIO PrimeCell identification 2	136
	0xFFC	GPIOPCellID3	0x00000B1	RO	GPIO PrimeCell identification 3	137

Table 8-3. GPIO Register Map (Continued)

a. The default reset value for the **GPIOAFSEL** register is 0x0000000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]. These five pins default to JTAG functionality. Because of this, the default reset value of **GPIOAFSEL** for GPIO Port B is 0x00000080 while the default reset value of **GPIOAFSEL** for Port C is 0x0000000F.

# 8.5 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.


#### Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 109).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.


A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.



# registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines ipaddr[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ipaddr[9:2] and are configured as outputs. See "Data Register Operation" on page 102 for examples of reads and writes.

#### Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.



#### Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404


The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

		-			·											
	Offset 0x40	04														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	· · · ·	1	I		1			1							1	
								reser	rved							
Туре		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	ſ		I	1 1		1		I	1		1		I	r
ataSheet4U.co	n			rese	erved							I	S			
		RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Type RO RO RO RO RO RO Reset 0 0 0 0 0 0															
E	Bit/Field		Name		Туре	Re	eset	Descri	otion							
	31:8	re	eserved		RO		0	Reserv	ed hits	return	an inde	termina	ate valu	e and o	should	never
	01.0						•	be cha		lotain			ato vara	o, and t	onouru	10101
								De cha	ngeu.							
	7:0		IS		R/W	0.	(00		ntorrur	ot Sense	<u> </u>					
	7.0		10		17/77	0,		6101	menup		5					
								0: Edg	e on co	rrespor	nding pi	n is det	tected (	edge-se	ensitive	).
								4.1.0.0			ن مر ام م	مام ما م	ha ata al (			、
								I. Leve	er on co	mespor	iung pi	n is de	tected (	ievel-se	ensitive	).

GPIO Interrupt Sense (GPIOIS)

#### Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 110) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 112). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.



GPIO Interrupt Both Edges (GPIOIBE)

October 6, 2006

#### Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C


The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 110). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

		GPIO Ir Offset 0x4	-	t Event (G	PIOIE	V)											
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1 1				1	rese	rved	1	1	1	1	1	1	1
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
v.DataSheet4		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	[			1 1	rese	rved		1	1		I	I	1	IEV	I	I	1
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
								eset	Descri	ption							
		31:8	I	reserved		RO		0	Reserv be cha		s returr	an ind	etermir	nate valu	ue, and	should	never
		7:0		IEV		R/W	0	x00	GPIO	Interru	pt Ever	nt					
									0: Falli interru		ge or Lo	ow level	ls on co	orrespor	nding pi	ns trigg	er
									1: Risi interru		ge or Hi	gh level	ls on co	orrespor	nding pi	ns trigg	jer

October 6, 2006

#### Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410


The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.



October 6, 2006

#### Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask (GPIOIM)** register (see page 113). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.



GPIO Raw Interrupt Status (GPIORIS)

1: Corresponding pin interrupt has met requirements.

#### Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.


**GPIOMIS** is the state of the interrupt after masking.

	C	Offset 0x41			,		,										
	_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				· ·				•	reser	ved			•	•	1		•
	Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
.DataSheet4l	J.com	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					rese	rved		•			•		1	MIS	•	•	
	Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Reset 0 0 0 Bit/Field Name					Туре	Re	eset	Descri	otion							
	3	31:8	r	eserved		RO		0	Reserv be cha		return	an inde	termina	ate valu	e, and s	should	never
	-	7:0		MIS		RO	0>	<b>‹</b> 00	GPIO I	Masked	l Interru	pt Stat	us				
									Maske	d value	of inter	rrupt du	ie to co	rrespor	nding pi	n.	
									0: Corr	espond	ding GP	IO line	interru	ot not a	ctive.		
									1: Corr	espond	ding GP	IO line	asserti	ng inter	rupt.		

GPIO Masked Interrupt Status (GPIOMIS)

#### Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.




#### Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

Caution – All GPIO pins are inputs by default (GPIODIR=0 and GPIOAFSEL=0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (GPIOAFSEL=1). Asserting a Power-On-Reset (POR) or an external reset (RST) puts both groups of pins back to their default state.

If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.



GPIO Alternate Function Select (GPIOAFSEL)

#### Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The GPIODR2R register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the GPIODR4R register and the DRV8 bit in the GPIODR8R register are automatically cleared by hardware.

	Of	fset 0x50	00														
	_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		l		1 I					reser	ved							J
	/pe eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
v.DataSheet4U.o	con	I		1 1	rese	rved			1				DR	V2		I	
		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
	11			Name		Туре	Re	set	Descri	otion							
	31	1:8	r	reserved		RO	(	0	Reserv be cha		return	an inde	termina	ate valu	e, and s	should I	never
	7	:0		DRV2		R/W	0x	FF	Output	Pad 2-	mA Dri	ve Enal	ble				
									corres	oonding	either 2-mA cycle af	enable	bit. The				

GPIO 2-mA Drive Select (GPIODR2R)

#### Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

		Offset 0x5	04														
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1 1					1 1					1			
									reser	rved							
	Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
v.DataSheet4	U.con			1 1							1 1		I	1			
					rese	rved							DF	RV4			
	Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	t/Field		Name		Туре	Re	eset	Descri	otion							
	;	31:8	r	eserved		RO		0	Reserv	ed bits	return	an inde	termina	ate valu	e. and s	should r	never
									be cha	naed.					,		
		7:0		DRV4		R/W	0)	(00	Output	Pad 4	-mA Dri	ve Enal	ble				
		1.0		BILLI			0,		•								
									A write	of 1 to	either (	GPIOD	)R2[n]	or <b>GPI</b>	ODR8	n] clea	rs the
									corres	ponding	g 4-mA	enable	bit. The	e chang	e is effe	ective o	n the
	second clock cycle after t												write.				
											.,						

GPIO 4-mA Drive Select (GPIODR4R)

#### Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

	Offse	et 0x50	8														
	3	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1 1					rese	rved							
Ty Res		80 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
w.DataSheet4U.c	on				rese	rved			-				DR	V8	I	I	
			RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0						
	Type RO Reset 0 Bit/Field			Name		Туре	Re	set	Descri	ption							
	31:8	8	r	eserved		RO	(	0	Reserv be cha		return	an inde	termina	ate valu	e, and s	should	never
	7:0	)		DRV8		R/W	0x	:00	Output	Pad 8-	-mA Dri	ve Enal	ole				
									corres	ponding	g 8-mA	<b>GPIOD</b> enable fter the	bit. The				

#### GPIO 8-mA Drive Select (GPIODR8R)

RO

0

0

R/W

0

#### Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the GPIO Digital Input Enable (GPIODEN) register (see page 125). Corresponding bits in the drive strength registers (GPIODR2R, GPIODR4R,

GPIODR8R, and GPIOSLR) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the GPIODIR register is set to 0; and as an open drain output when set to 1.

When using the I<sup>2</sup>C module, the GPIO Alternate Function Select (GPIOAFSEL) register bit for PB2 and PB3 should be set to 1 (see examples in "Initialization and Configuration" on page 104).

Offset 0x50C 31 30 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 6 5 4 3 ODE reserved RO RO R/W R/W R/W R/W R/W Туре RO RO RO RO RO RO R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Description Type Reset 31:8 RO 0 Reserved bits return an indeterminate value, and should never reserved be changed.

0x00

GPIO Open Drain Select (GPIOODR)

ODE

R/W

Output Pad Open Drain Enable

0: Open drain configuration is disabled.

1: Open drain configuration is enabled.

7:0

#### Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510


The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 123).

(	Offset 0x51	0														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[			i i		1			rese	rved			1	1			1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
U.con			l l	rese	erved			I		1		I PU	JE			1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
Reset 0 Bit/Field			Name		Туре	Re	set	Descri	ption							
	31:8	re	eserved		RO	(	0	Reserv be cha		return	an inde	etermina	ate valu	e, and s	should	never
	7:0		PUE		R/W	0x	FF	Pad W	/eak Pu	ll-Up Er	nable					
								GPIO	PUR[n		es. The		the cou e is effe			econd

GPIO Pull-Up Select (GPIOPUR)

#### Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 122).



GPIO Pull-Down Select (GPIOPDR)

#### Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518


The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 120).

GPIO Slew Rate Control Select (GPIOSLR)

	(	Offset 0x	518															
		31	30	29	2	3	27	26	25	24	23	22	21	20	19	18	17	16
	[		1	1	1		1		1	1		i I	i i		1		1	1
										rese	rved							
	Туре	RO	RO	RO	R		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
	Reset	0	0	0	C		0	0	0	0	0	0	0	0	0	0	0	0
		15	14	13	1	2	11	10	9	8	7	6	5	4	3	2	1	0
	[		1	-		1						1	I I	~			1	'
DataSheet4	0.001					reserved									RL			
	Type Reset	RO 0	RO 0	RO 0	R		RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	Reset	0	0	0			0	0	0	0	0	0	0	0	0	0	0	0
	Bit	/Field		Nam	Э	Ту	pe	Re	eset	Descri	ption							
		31:8		reserv	od	D	0		0	Pocon	und bite	roturn	an inde	torming	to volu	o ond	chould	novor
	,	01.0		IESEIV	eu	Р	0		0	be cha		letuin	annue		ale valu	e, anu	Should	nevei
										De cha	ngeu.							
		7:0		SRL		R	/W		0	Slew R	?ate l in	nit Enak	ole (8-m	A drive	only)			
		1.0		OIL			* *		0	CIOW I					, only)			
											v rate c	ontrol d	lisabled					
											v rate o	ontrol e	enabled.					
												0.1.01 0						

#### Register 18: GPIO Digital Input Enable (GPIODEN), offset 0x51C

The **GPIODEN** register is the digital input enable register. By default, all GPIO signals are configured as digital inputs at reset. The only time that a pin should not be configured as a digital input is when the GPIO pin is configured to be one of the analog input signals for the analog comparator.




GPIO Digital Input Enable (GPIODEN)

#### Register 19: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.


GPIO Peripheral Identification 4 (GPIOPeriphID4)



#### Register 20: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.


GPIO Peripheral Identification 5 (GPIOPeriphID5)



#### Register 21: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)



#### Register 22: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

Offset 0xFDC 31 30 26 25 24 19 17 16 29 28 27 23 22 21 20 18 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 12 11 10 8 7 5 4 0 14 9 6 3 2 PID7 reserved RO Туре RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Reset Description Name Туре 31:8 reserved RO 0 Reserved bits return an indeterminate value, and should never be changed. 7:0 PID7 RO 0x00 GPIO Peripheral ID Register[31:24]

GPIO Peripheral Identification 7 (GPIOPeriphID7)

#### Register 23: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

	Offset 0x	FE0				1	,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	1	1	rese	rved		I	1	1	1	1	1
Type Rese		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	n	<u> </u>	rese	rved	•	<u> </u>	•	•			•	Pl	D0	·	·	
Type Rese		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1
E	Bit/Field		Name		Туре	Re	eset	Descri	ption							
	31:8	r	reserved	ł	RO		0	Reserv be cha		return	an inde	termina	ate valu	ie, and	should	never
	7:0 PID0 RO 0x								Periphe	ral ID I	Registe	r[7:0]				
								Can be periph		by soft	vare to	identify	the pre	esence	of this	

#### Register 24: GPIO Peripheral Identification 1(GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

	Offset 0xF	E4				1	,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	· · · ·	1	1				1	reser	ved	1	1		1	1	1	1
Type Rese		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DataSheet4U.co	m		reser	ved	1 1		1	-		I	I	Pl	D1	I	I	1
Type Rese	e RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field	1	Name		Туре	Re	eset	Descri	otion							
	31:8	re	served		RO		0	Reserv be cha		return	an inde	termina	ate valu	e, and	should	never
	7:0		PID1		RO	0>	<b>&lt;</b> 00	GPIO I	Periphe	eral ID I	Register	[15:8]				
								Can be periphe		by soft	ware to	identify	the pre	esence	of this	

#### Register 25: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

	Offset 07	KFE8				1										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1			rese	rved	I	I		T	1	1	1
Type Rese		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	m		rese	rved	' 	•		•		•		Pl	D2	1	•	'
Type Rese		RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0						
E	Bit/Field		Name		Туре	Re	eset	Descri	ption							
	31:8	r	eserved	l	RO		0	Reserv be cha		return	an inde	termina	ate valu	ie, and	should	never
	7:0 PID2 RO 0x								Periphe	eral ID F	Register	[23:16]	]			
								Can be periphe		by softv	ware to	identify	the pre	esence	of this	

#### Register 26: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.


GPIO Peripheral Identification 3 (GPIOPeriphID3) Offset 0xFEC

		Oliset OAI	LC														
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		· · ·							rese	rved	l I			1	1	1	'
	Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DataSheet4L		1		reser	ved	1 1			I		I	1 1	Pl	ID3	1	1	I
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
	В	it/Field		Name		Туре	Re	eset	Descri	ption							
		31:8	r	eserved		RO		0	Reserv be cha		return	an inde	termina	ate valu	e, and	should	never
		7:0		PID3		RO	0>	<b>(</b> 01	GPIO	Periphe	eral ID F	Register	[31:24]	]			
	7:0								Can be periphe		by softv	vare to i	dentify	the pre	esence	of this	

#### Register 27: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO Primecell Identification 0 (GPIOPCellID0)



#### Register 28: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.


Offset 0xFF4 31 30 28 17 16 29 27 26 25 24 23 22 21 20 19 18 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 12 10 8 7 5 0 14 11 9 6 4 3 2 CID1 reserved RO RO RO RO RO RO RO RO RO Type RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 1 0 0 0 1 0 **Bit/Field** Name Type Reset Description 31:8 RO 0 Reserved bits return an indeterminate value, and should never reserved be changed. 7:0 CID1 0xF0 GPIO PrimeCell ID Register[15:8] RO Provides software a standard cross-peripheral identification system.

GPIO Primecell Identification 1 (GPIOPCellID1)

#### Register 29: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO Primecell Identification 2 (GPIOPCellID2)



#### Register 30: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

Offset 0xFFC 31 30 28 17 16 29 27 26 25 24 23 22 21 20 19 18 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 12 10 8 7 5 0 14 11 9 6 4 3 2 CID3 reserved RO RO RO RO RO RO RO RO RO Type RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 1 0 0 0 0 **Bit/Field** Name Type Reset Description 31:8 RO 0 Reserved bits return an indeterminate value, and should never reserved be changed. 7:0 CID3 0xB1 GPIO PrimeCell ID Register[31:24] RO Provides software a standard cross-peripheral identification system.

GPIO Primecell Identification 3 (GPIOPCellID3)

# 9 General-Purpose Timers


Programmable timers can be used to count or time external events that drive the Timer input pins.

The LM3S102 controller General-Purpose Timer Module (GPTM) contains two GPTM blocks (Timer0 and Timer1). Each GPTM block provides two 16-bit timer/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

The following modes are supported:

- 32-bit Timer modes:
  - Programmable one-shot timer
  - Programmable periodic timer
  - Real-Time Clock using 32.768-KHz input clock
  - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes:
  - General-purpose timer function with an 8-bit prescaler
  - Programmable one-shot timer
  - Programmable periodic timer
  - Software-controlled event stalling
- 16-bit Input Capture modes:
  - Input edge count capture
  - Input edge time capture
- 16-bit PWM mode:
  - Simple PWM mode with software-programmable output inversion of the PWM signal

## 9.1 Block Diagram



#### Figure 9-1. GPTM Module Block Diagram

# 9.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 150), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 151), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 152). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

### 9.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the **GPTM TimerA Interval Load** (**GPTMTAILR**) register (see page 160) and the **GPTM TimerB Interval Load (GPTMTBILR**) register (see page 161). The prescale counters are initialized to 0x00: the **GPTM TimerA Prescale (GPTMTAPR)** register (see page 164) and the **GPTM TimerB Prescale (GPTMTBPR)** register (see page 165).

### 9.2.2 32-Bit Timer Operating Modes

**Note:** Both the odd- and even-numbered CCP pins are used for 16-bit mode. Only the even-numbered CCP pins are used for 32-bit mode.

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM TimerA Interval Load (GPTMTAILR) register [15:0], see page 160
- GPTM TimerB Interval Load (GPTMTBILR) register [15:0], see page 161
- **GPTM TimerA (GPTMTAR)** register [15:0], see page 168
- **GPTM TimerB (GPTMTBR)** register [15:0], see page 169

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is: GPTMTBILR [15:0]:GPTMTAILR [15:0]. Likewise, a read access to **GPTMTAR** returns the value: GPTMTBR [15:0]:GPTMTAR [15:0].

#### 9.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 151), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 153), the timer begins counting down from its preloaded value. Once the 0x000000000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and output triggers when it reaches the 0x0000000 state. The GPTM sets the TATORIS bit in the **GPTM Raw Interrupt Status (GPTMRIS)** register (see page 157), and holds it until it is cleared by writing the **GPTM Interrupt Clear (GPTMICR)** register (see page 159). If the time-out interrupt is enabled in the **GPTM Interrupt Mask (GPTIMR)** register (see page 155), the GPTM also sets the TATOMIS bit in the **GPTM Masked Interrupt Status (GPTMISR)** register (see page 158).

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x00000000 state, and deasserted on the following clock cycle. It is enabled by setting the TAOTE bit in **GPTMCTL**.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

#### 9.2.2.2 32-Bit Real-Time Clock Timer Mode

140

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x00000001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 162) by the controller.

The 32KHZ pin is dedicated to the 32-bit RTC function, and the input clock is 32.768 KHz.

When software writes the TAEN bit in **GPTMCTL**, the counter starts counting up from its preloaded value of 0x00000001. When the current count value matches the preloaded value in **GPTMTAMATCHR**, it rolls over to a value of 0x00000000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMISR**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

#### 9.2.3 16-Bit Timer Operating Modes

vw.DataSheet4U.com

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 150). This section describes each of the GPTM 16-bit modes of operation. Timer A and Timer B have identical modes, so a single description is given using an **n** to reference both.

#### 9.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale** (GPTMTnPR) register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and output triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt.

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000 state, and deasserted on the following clock cycle. It is enabled by setting the TnOTE bit in the **GPTMCTL** register, and can trigger SoC-level events.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 20-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T <sub>C</sub> ) <sup>a</sup>	Max Time	Units
0000000	1	3.2768	mS
0000001	2	6.554	mS
00000010	3	9.8302	mS
11111100	254	832.3073	mS
1111110	255	835.584	mS
1111111	256	838.8608	mS

#### Table 9-1. 16-Bit Timer With Prescaler Configurations

ww.DataSheet4U.com

a.  $T_C$  is the clock period.

#### 9.2.3.2 16-Bit Input Edge Count Mode

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 9-2 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR**=0x000A and the match value is set to **GPTMnMATCHR**=0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 9-2. 16-Bit Input Edge Count Mode Example

ww.DataSheet4U.com

#### 9.2.3.3 16-Bit Input Edge Time Mode


In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of both rising and falling edges. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 9-3 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).



#### Figure 9-3. 16-Bit Input Edge Time Mode Example

/ww.DataSheet4U.com

#### 9.2.3.4 16-Bit PWM Mode


The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TNCMR bit to 0x0, and the TnMR field to 0x2.

PWM mode can take advantage of the 8-bit prescaler by using the **GPTM Timern Prescale Register (GPTMTnPR)** and the **GPTM Timern Prescale Match Register (GPTMTnPMR)**. This effectively extends the range of the timer to 24 bits.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** (and **GPTMTNPR** if using a prescaler) and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 9-4 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML**=0 (duty cycle would be 33% for the **TnPWML**=1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.



### Figure 9-4. 16-Bit PWM Mode Example

## 9.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the GPTM0 and GPTM1 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

## 9.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
  - a. Write a value of 0x1 for One-Shot mode.
  - **b.** Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.
- 7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

## 9.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its 32KHz pin. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the **GPTM TimerA Match Register (GPTMTAMATCHR)**.
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x00000000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

## 9.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
  - a. Write a value of 0x1 for One-Shot mode.
  - **b.** Write a value of 0x2 for Periodic mode.
- 4. If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the TnTOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

## 9.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.

- 4. Configure the type of event(s) that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TnEN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the **GPTM Interrupt Clear (GPTMICR)** register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat steps 4-9.

## 9.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TnEVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TnEN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the GPTM Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the GPTM Timern (GPTMTnR) register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

## 9.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TNCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.

- 7. If a prescaler is going to be used, configure the GPTM Timern Prescale (GPTMTnPR) register and the GPTM Timern Prescale Match (GPTMTnPMR) register.
- 8. Set the TnEN bit in the GPTM Control (GPTMCTL) register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

## 9.4 Register Map

Table 9-1 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x40030000
- Timer1: 0x40031000

Offset	Name	Reset	Туре	Description	See page
0x000	GPTMCFG	0x0000000	R/W	Configuration	150
0x004	GPTMTAMR	0x0000000	R/W	TimerA mode	151
0x008	GPTMTBMR	0x0000000	R/W	TimerB mode	152
0x00C	GPTMCTL	0x00000000	R/W	Control	153
0x018	GPTMIMR	0x0000000	R/W	Interrupt mask	155
0x01C	GPTMRIS	0x0000000	RO	Interrupt status	157
0x020	GPTMMIS	0x0000000	RO	Masked interrupt status	158
0x024	GPTMICR	0x00000000	W1C	Interrupt clear	159
0x028	GPTMTAILR	0x0000FFFF <sup>a</sup> 0xFFFFFFFF	R/W	TimerA interval load	160
0x02C	GPTMTBILR	0x0000FFFF	R/W	TimerB interval load	161
0x030	GPTMTAMATCHR	0x0000FFFF <sup>a</sup> 0xFFFFFFFF	R/W	TimerA match	162
0x034	GPTMTBMATCHR	0x0000FFFF	R/W	TimerB match	163
0x038	GPTMTAPR	0x0000000	R/W	TimerA prescale	164
0x03C	GPTMTBPR	0x0000000	R/W	TimerB prescale	165
0x040	GPTMTAPMR	0x0000000	R/W	TimerA prescale match	166
0x044	GPTMTBPMR	0x0000000	R/W	TimerB prescale match	167

## Table 9-2. GPTM Register Map

Table 9-2.	GPTM Register Map (Continued)
------------	-------------------------------

Offset	Name	Reset	Туре	Description	See page
0x048	GPTMTAR	0x0000FFFF <sup>a</sup> 0xFFFFFFFF	RO	TimerA	168
0x04C	GPTMTBR	0x0000FFFF	RO	TimerB	169

a. The default reset value for the **GPTMTAILR**, **GPTMTAMATCHR**, and **GPTMTAR** registers is 0x0000FFFF when in 16-bit mode and 0xFFFFFFFF when in 32-bit mode.


## 9.5 Register Descriptions

w.DataSheet4U.com

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

## Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.



## Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

	GPTM T Offset 0x00		Mode (O	GPTM	ΓAMR)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							·	rese	rved	•				· ·		·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Sheet4U.coi					<u> </u>	rese	erved	•					TAAMS	5 TACMR	TÆ	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Name		Туре	Re	eset	Descri	ption							
	31:4	re	eserved		RO		0	Reserv be cha		return	an inde	termin	ate valu	ie, and s	hould	neve
	3	٦	TAAMS		R/W		0	GPTM	Timer/	A Altern	ate Mo	de Sel	ect			
								0: Cap	ture m	ode is e	nabled.					
								1: PW	M mode	e is ena	bled.					
								Note:		nable P nd set t				also clea	ar the '	TACM
	2	Т	ACMR		R/W		0	GPTM	Timer/	A Captu	re Mod	е				
								0: Edg	e-Cour	nt mode						
								1: Edg	e-Time	mode.						
	1:0		TAMR		R/W		0	GPTM	Timer/	A Mode						
								0x0: R	eserve	d.						
								0x1: O	ne-Sho	ot Timer	mode.					
								0x2: P	eriodic	Timer r	node.					
								0x3: C	apture	mode.						
													mer cor (16-or 3	ifiguratio 2-bit).	n defir	ned b
									oit time for Tin	-	uration,	TAMR	controls	s the 16-I	oit time	ər
								In 32-b the co						ontrols th	ne mo	de ar

## Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

## GPTM TimerB Mode (GPTMTBMR)

Offset 0x008
--------------

31 Type RO Reset 0	30 29 <b>I I I</b> RO RO 0 0	28	27	26	25	24	23	22	21	20	19	18	17	16
Type RO Reset 0														
Type RO Reset 0						reserv	ved							
		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
DataSheet4U.con				rese	rved		1	I	1		TBAMS	TBCMR	TB	MR
Type RO Reset 0	RO RO 0 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
		-	-	-			-	-			-		-	
Bit/Field	Name	-	Туре	Re	eset	Descrip	otion							
31:4	reserved		RO		0	Reserv	ed bits	return a	an indet	ermina	ate valu	e, and sl	hould i	never
						be char						-,		
3	TBAMS		R/W		0	GPTM	TimerB	8 Alterna	ate Mod	le Sele	ect			
						0: Capt	ture mo	ode is er	nabled.					
						1: PWN	/I mode	e is enat	oled.					
						Note:						also clea	ar the 🗅	BCMR
							bit ar	nd set th	IE TBMR	t field t	o 0x2.			
2	TBCMR		R/W	(	0	GPTM	TimerB	8 Captur	re Mode	;				
						0: Edge	e-Coun	t mode.						
						1: Edge	e-Time	mode.						
1:0	TBMR		R/W	(	0	GPTM	TimerB	8 Mode						
						0x0: Re	eserved	d.						
						0x1: Or	ne-Sho	t Timer	mode.					
						0x2: Pe	eriodic <sup>-</sup>	Timer m	node.					
						0x3: Ca	apture r	mode.						
									sed on t CFG reg		ier confi	guration	define	ed by
						ln 16-bi modes			iration, t	these I	bits cont	trol the 1	6-bit t	imer
						In 32-bi and <b>GP</b>				this re	gister's	contents	are ig	nored

## Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger.

			-	-										-					
		GPTM Offset 0x	Control	(GPTMC	CTL)														
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			1	· · ·		1 1		1	reser	rved	1	i I	l l			1 1			
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		res	TBPWML	TBOTE	res	TBEV	ENT	TBSTALL	TBEN	res	TAPWML	TAOTE	RTCEN	TAEV	ENT	TASTALL	TAEN		
taSheet4l	Type Reset	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	Bi	t/Field		Name		Туре	R	eset	Descri	ption									
	3	31:15	re	eserved		RO		0	Reserv be cha		s return	an inde	termina	te valu	e, and	should r	never		
		14	TI	BPWML	-	R/W		0	GPTM	Timer	B PWM	Output	Level						
									0: Outp	put is u	naffecte	ed.							
									1: Outp	out is ir	overted.								
		13	٦	гвоте		R/W		0	GPTM	Timer	3 Outpu	t Trigge	er Enabl	е					
									0: The	output	TimerB	trigger	is disat	oled.					
									1: The	output	TimerB	trigger	is enab	led.					
		12	re	eserved		RO		0	Reserv be cha		s return	an inde	termina	te valu	e, and	should r	never		
	1	11:10	TE	BEVENT	Г	R/W		0	GPTM	Timer	3 Event	Mode							
									00: Po	sitive e	dge.								
									01: Ne	gative	edge.								
									10: Re	served									
									11: Bot	th edge	es.								
		9	TI	BSTALL	-	R/W		0	GPTM	Timer	3 Stall E	nable							
									0: Time	erB sta	lling is c	disablec	l.						
									1: Time	erB sta	lling is e	enabled							
		8		TBEN		R/W		0	GPTM	Timer	3 Enabl	e							
									-		lisabled								
											enabled d on the				or the c	apture l	ogic is		
		7	re	eserved		RO		0	Reserved bits return an indeterminate value, and should never be changed.										

E	Bit/Field	Name	Туре	Reset	Description
	6	TAPWML	R/W	0	GPTM TimerA PWM Output Level 0: Output is unaffected. 1: Output is inverted.
	5	ΤΑΟΤΕ	R/W	0	GPTM TimerA Output Trigger Enable 0: The output TimerA trigger is disabled. 1: The output TimerA trigger is enabled.
www.DataSheet4U.co	<b>4</b>	RTCEN	R/W	0	GPTM RTC Enable 0: RTC counting is disabled. 1: RTC counting is enabled.
	3:2	TAEVENT	R/W	0	<ul> <li>GPTM TimerA Event Mode</li> <li>00: Positive edge.</li> <li>01: Negative edge.</li> <li>10: Reserved.</li> <li>11: Both edges.</li> </ul>
	1	TASTALL	R/W	0	GPTM TimerA Stall Enable 0: TimerA stalling is disabled. 1: TimerA stalling is enabled.
	0	TAEN	R/W	0	<ul><li>GPTM TimerA Enable</li><li>0: TimerA is disabled.</li><li>1: TimerA is enabled and begins counting or the capture logic is enabled based on the <b>GPTMCFG</b> register.</li></ul>

### Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

		GPTM Offset 0x0	-	ot Mask (0	GPTM	IMR)											
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			i	1 1		1	1	1	reser	rved			1	1	1	1	
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				reserved			CBEIM	CBMIM	TBTOIM		rese	rved		RTCIM	CAEIM		TATOIM
ataSheet4	Type Reset	RO 11 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
	В	it/Field		Name		Туре	Re	eset	Descri	ption							
		31:11	r	eserved		RO		0	Reserv be cha		return	an inde	termin	ate valu	e, and s	should	never
		10		CBEIM		R/W		0	GPTM	Captur	eB Eve	nt Inter	rupt M	ask			
									0: Inter	rrupt is	disable	d.					
									1: Inter	rrupt is	enabled	d.					
		9		CBMIM		R/W		0	GPTM	Captur	eB Mat	ch Inte	rrupt N	lask			
									0: Inter	rrupt is	disable	d.					
									1: Inter	rupt is	enabled	d.					
		8	-	ТВТОІМ		R/W		0	GPTM	TimerE	3 Time-0	Out Inte	errupt N	Mask			
									0: Inter	rrupt is	disable	d.					
									1: Inter	rrupt is	enabled	d.					
		7:4	r	eserved		RO		0	Reserv be cha		return	an inde	termin	ate valu	e, and s	should	never
		3		RTCIM		R/W		0	GPTM	RTC Ir	nterrupt	Mask					
									0: Inter	rrupt is	disable	d.					
									1: Inter	rrupt is	enableo	d.					
		2		CAEIM		R/W		0	GPTM	Captur	eA Eve	nt Inter	rupt M	ask			
									0: Inter	rrupt is	disable	d.					
									1: Inter	rrupt is	enabled	d.					

Bit/Field	Name	Туре	Reset	Description
1	CAMIM	R/W	0	GPTM CaptureA Match Interrupt Mask 0: Interrupt is disabled. 1: Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	GPTM TimerA Time-Out Interrupt Mask 0: Interrupt is disabled. 1: Interrupt is enabled.

www.DataSheet4U.com

## Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

	(	Offset 0x	.01C		(0		2)										
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				·	•	•		·	rese	rved				·	•		
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
aSheet4U	COD		1	reserved	l	1	CBERIS	CBMRIS	TBTORIS		resei	ved		RTCRIS	CAERIS	CAMRIS	TATORIS
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	Bit	/Field		Name		Туре	Re	eset	Descri	ption							
	3	1:11		reserve	d	RO		0	Reserv	ved bits	return	an indet	ermin	ate valu	e, and s	should	never
									be cha								
		10		CBERIS	5	RO		0	GPTM	Captur	eB Eve	nt Raw	Interru	ıpt			
									This is	the Ca	ptureB	Event ir	nterrup	t status	prior to	maski	ng.
		9		CBMRI	\$	RO		0	CDTM	Captur	eB Mat	ch Paw	Intorr	Int			
		3		CDIVITA	5	ŇŬ		0		•				ot status	prior to	n maeki	na
											-		-			Παδκι	ng.
		8	٦	FBTORI	S	RO		0			3 Time-(			•			
									This is	the Tin	nerB tim	ne-out ir	nterrup	ot status	prior to	o maski	ng.
		7:4		reserve	d	RO		0			return	an indet	ermin	ate valu	e, and s	should	never
									be cha	inged.							
		3		RTCRIS	5	RO		0	GPTM	RTC R	aw Inte	rrupt					
									This is	the RT	C Even	t interru	pt stat	us prior	to mas	sking.	
		2		CAERIS	S	RO		0	GPTM	Captur	eA Eve	nt Raw	Interru	ipt			
										-				' t status	prior to	maski	ng.
		1		CAMRI	-	RO		0			-				•		0
		I		CAIVIRI	5	RU		0			eA Mat			-	nrior t	maaki	22
									THIS IS	the Ca	plureA	Matchi	nerru	ot status	prior u	) maski	ng.
		0	-	TATORI	S	RO		0			Time-0			-			
									This th	e Time	rA time-	out inte	rrupt s	status pi	ior to n	nasking	

GPTM Raw Interrupt Status (GPTMRIS)

## Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

GPTM Masked Interrupt Status (GPTMMIS)
----------------------------------------

	Offset 0x020 31 30 29 28 27 26 25 24																		
	3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
_									reser										
Ty Re:		.O D	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
		5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	on			reserved			CBEMIS	CBMMIS	TBTOMIS		reser	ved		RTCMIS	CAEMIS	CAMMIS	TATOMIS		
Ty Re:		.O D	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	Bit/Fi	eld		Name		Туре	R	eset	Descrip	otion									
	31:1	1	re	eserved	I	RO		0	Reserved bits return an indeterminate value, and should never be changed.										
	10		C	BEMIS	;	RO		0		-	eB Ever			-	after m	lasking.			
	9			BMMIS	3	RO		0		-	eB Mato ptureB r			•	s after n	nasking			
	8			BTOMIS	6	RO	0		GPTM	TimerE	3 Time-C nerB tim	Dut Mas	sked Ir	nterrupt		-			
	7:4			eserved	I	RO	0		Reserved bits return an indeterminate value, and should never be changed.										
	3			TCMIS	i	RO		0	GPTM RTC Masked Interrupt This is the RTC event interrupt status after masking.										
	2			AEMIS	;	RO		0	GPTM CaptureA Event Masked Interrupt This is the CaptureA event interrupt status after masking.										
	1		С	AMMIS	6	RO		0			eA Mato ptureA r			•	s after n	nasking			
	0		TATOMIS RC		RO	0		GPTM TimerA Time-Out Masked Interrupt This is the TimerA time-out interrupt status after masking.											

## Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

		GPTM I Offset 0x0	-	t Clear (	GPTM	IICR)														
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
									reser											
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	-			reserved			CBECINT			ſ		erved		_	CAECINT					
ataSheet4	Type Reset	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0			
	Bi	it/Field		Name		Туре	R	eset	Descri	ption										
	;	31:11	r	eserved	I	RO		0	Reserv be cha		s return	an inde	termin	ate valu	ie, and	should r	never			
		10	С	BECIN	Г	W1C		0	GPTM	Captu	reB Eve	ent Inter	rupt Cl	ear						
									0: The	interru	pt is un	affected	d.							
									1: The	interru	pt is cle	eared.								
		9	С	BMCIN	Т	W1C		0	GPTM	Captu	reB Mat	tch Inte	rrupt C	lear						
									0: The	interru	pt is un	affected	d.							
									1: The	interru	pt is cle	eared.								
		8	TE	BTOCIN	Т	W1C		0	GPTM	Timer	3 Time-	Out Inte	errupt C	Clear						
											pt is un		d.							
										1: The interrupt is cleared.										
		7:4	r	eserved	I	RO		0	Reserved bits return an indeterminate value, and should never be changed.											
		3	R	TCCINT	Г	W1C		0	GPTM	RTC I	nterrupt	Clear								
									0: The	interru	pt is un	affected	d.							
									1: The interrupt is cleared.											
		2	С	AECIN	Г	W1C		0	GPTM CaptureA Event Interrupt Clear											
									0: The interrupt is unaffected.											
									1: The interrupt is cleared.											
		1	CAMCINT		Т	W1C		0	GPTM CaptureA Match Raw Interrupt											
									This is the CaptureA match interrupt status after masking.											
		0	TA	TOCIN	Т	W1C		0	GPTM TimerA Time-Out Raw Interrupt											
											pt is un		d.							
									1: The	interru	pt is cle	eared.								

## Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, GPTMTAILR appears as a 32-bit register (the upper 16-bits correspond to the contents of the GPTM TimerB Interval Load (GPTMTBILR) register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of GPTMTBILR.

	Offset 0x	028														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	I	1	I	1		1	1	1	I	I		1
								TAI	LRH							
Туре		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Rese	t 1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0
	15	. 14	13	12	11	10	9	8	7	6	5	4	3	. 2	1	0
ataSheet4U.co	m	1	1	1	1	1	1	I	I	1	1	1	1	I	1	1
								TAI	ILRL							
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Rese	t 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	1/0 = 1 if 4			hit mada. 0	: <b>f</b> time on io. or	anfiormad in	16 hit mode									


GPTM TimerA Interval Load (GPTMTAILR)

1/0 = 1 if timer is configured in 32-bit mode; 0 if timer is configured in 16-bit mode.

Bit/Field	Name	Туре	Reset	Description
31:16	TAILRH	R/W	0xFFFF	GPTM TimerA Interval Load Register High
			(32-bit mode) 0x0000 (16-bit	When configured for 32-bit mode via the <b>GPTMCFG</b> register, the <b>GPTM TimerB Interval Load (GPTMTBILR)</b> register loads this value on a write. A read returns the current value of <b>GPTMTBILR</b> .
			mode)	In 16-bit mode, this field reads as 0 and does not have an effect on the state of <b>GPTMTBILR</b> .
15:0	TAILRL	R/W	0xFFFF	GPTM TimerA Interval Load Register Low
				For both 16- and 32-bit modes, writing this field loads the counter for TimerA. A read returns the current value of <b>GPTMTAILR</b> .

## Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.



GPTM TimerB Interval Load (GPTMTBILR)

## Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1						1						1	1		1
L								TAI	MRH							
Type	R/W	R/														
Reset	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						•		ТА	MRL		•			•		•
Туре	R/W	R/V														
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1


GPTM TimerA Match (GPTMTAMATCHR)

### 1/0 = 1 if timer is configured in 32-bit mode; 0 if timer is configured in 16-bit mode.

Bit/Field	Name	Туре	Reset	Description
31:16	TAMRH	R/W	0xFFFF	GPTM TimerA Match Register High
			(32-bit mode)	When configured for 32-bit Real-Time Clock (RTC) mode via the <b>GPTMCFG</b> register, this value is compared to the upper half of <b>GPTMTAR</b> , to determine match events.
			0x0000 (16-bit mode)	In 16-bit mode, this field reads as 0 and does not have an effect on the state of <b>GPTMTBMATCHR</b> .
15:0	TAMRL	R/W	0xFFFF	GPTM TimerA Match Register Low
				When configured for 32-bit Real-Time Clock (RTC) mode via the <b>GPTMCFG</b> register, this value is compared to the lower half of <b>GPTMTAR</b> , to determine match events.
				When configured for PWM mode, this value along with <b>GPTMTAILR</b> , determines the duty cycle of the output PWM signal.
				When configured for Edge Count mode, this value along with <b>GPTMTAILR</b> , determines how many edge events are counted. The total number of edge events counted is equal to the value in <b>GPTMTAILR</b> minus this value.

## Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034


This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.



#### October 6, 2006

## Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038


This register allows software to extend the range of the 16-bit timers.



Refer to Table 9-1 on page 142 for more details and an example.

## Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C


This register allows software to extend the range of the 16-bit timers.



Refer to Table 9-1 on page 142 for more details and an example.


## Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of GPTMTAMATCHR to 24 bits.




## Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of GPTMTBMATCHR to 24 bits.




## Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.



## Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.



October 6, 2006

# 10 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

## **10.1** Block Diagram





Iden	tification Regist	ters
WDTPCellID0	WDTPeriphID0	WDTPeriphID4
WDTPCellID1	WDTPeriphID1	WDTPeriphID5
WDTPCellID2	WDTPeriphID2	WDTPeriphID6
WDTPCellID3	WDTPeriphID3	WDTPeriphID7

## **10.2** Functional Description

The Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register. Once the Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the WDTLOAD register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

## **10.3** Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACCE551.

## 10.4 Register Map

Table 10-1 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x40000000.

Offset	Name	Reset	Туре	Description	See page
0x000	WDTLOAD	0xFFFFFFFF	R/W	Load	173
0x004	WDTVALUE	0xFFFFFFFF	RO	Current value	174
0x008	WDTCTL	0x0000000	R/W	Control	175

## Table 10-1. WDT Register Map

Offset	Name	Reset	Туре	Description	See page
0x00C	WDTICR	-	WO	Interrupt clear	176
0x010	WDTRIS	0x00000000	RO	Raw interrupt status	177
0x014	WDTMIS	0x00000000	RO	Masked interrupt status	178
0x418	WDTTEST	0x00000000	R/W	Watchdog stall enable	180
0xC00	WDTLOCK	0x00000000	R/W	Lock	179
0xFD0	WDTPeriphID4	0x00000000	RO	Peripheral identification 4	181
0xFD4	WDTPeriphID5	0x00000000	RO	Peripheral identification 5	182
0xFD8	WDTPeriphID6	0x00000000	RO	Peripheral identification 6	183
0xFDC	WDTPeriphID7	0x00000000	RO	Peripheral identification 7	184
0xFE0	WDTPeriphID0	0x00000005	RO	Peripheral identification 0	185
0xFE4	WDTPeriphID1	0x00000018	RO	Peripheral identification 1	186
0xFE8	WDTPeriphID2	0x00000018	RO	Peripheral identification 2	187
0xFEC	WDTPeriphID3	0x00000001	RO	Peripheral identification 3	188
0xFF0	WDTPCellID0	0x000000D	RO	PrimeCell identification 0	189
0xFF4	WDTPCellID1	0x000000F0	RO	PrimeCell identification 1	190
0xFF8	WDTPCellID2	0x00000005	RO	PrimeCell identification 2	191
0xFFC	WDTPCellID3	0x000000B1	RO	PrimeCell identification 3	192


	Table 10-1.	WDT Register N	(Continued)
--	-------------	----------------	-------------

## 10.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


## Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x00000000, an interrupt is immediately generated.



## Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



## Register 3: Watchdog Control (WDTCTL), offset 0x008

This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (upon second time-out) or an interrupt on time-out.


When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

	0	ffset 0x00	8														
				29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I I	г	Т		1 1		т т 	res	served				1		1	
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	Reset															0	
DataSheet4l	J.com	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				reser	ved											RESEN	INTEN
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
	D://	<u>-</u>				-				<b>.</b> .							
	Bit/F	Field	N	lame		Туре		Reset		Descrip	otion						
	31	:2	res	served		RO		0		Reserve never b			an inde	terminat	te valu	e, and s	hould
		1	R	ESEN		R/W		0		Watchd	log Res	et Enal	ble				
										0: Disal	bled.						
										1: Enab	ole the	Watchd	og moc	lule res	et outp	ut.	
	(	)	IN	ITEN		R/W		0		Watchd	log Inte	rrupt Ei	nable				
										0: Interi be clea					s bit is s	set, it ca	n only
										1: Interi ignored		ent ena	bled. O	nce ena	abled, a	all writes	are

Watchdog Control (WDTCTL)


## Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.




### Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.



## Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014


This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.



October 6, 2006

### Register 7: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACCE551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x00000001 (when locked; otherwise, the returned value is 0x00000000 (unlocked)).



A read of this register returns the following values:

Locked: 0x00000001


Unlocked: 0x00000000

## Register 8: Watchdog Test (WDTTEST), offset 0x418


This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

		Watchdog Offset 0x41	-	WDTTI	EST)												
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ſ	i	1	1	i	Í		i i	*200	i rved	i i		i i			i	
	Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	[	1		ſ	reserved	1		1	STALL		ı ı		rese	rved			
.DataSheet4l	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	Bit/	Field	N	ame		Туре		Reset		Descrip	otion						
	3	1:9	res	erved		RO		0			red bits r be chang		an indet	erminat	te value	e, and s	hould
		8	S	TALL		R/W		0		Watcho	dog Stall	Enabl	е				
	-								When set to 1, if the Stellaris microcontro with a debugger, the watchdog timer stops the microcontroller is restarted, the watch resumes counting.			stops c	counting. Once				
	7	7:0	res	erved		RO		0			red bits r be chang		an indet	erminat	te value	e, and s	hould

### Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0




### Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4




### Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8


The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.




### Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC




### Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0




### Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4



### Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8




### Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC




### Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.




Watchdog Primecell Identification 0 (WDTPCellID0)

### Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4




### Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.



### Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC



# 11 Universal Asynchronous Receiver/Transmitter (UART)

The Universal Asynchronous Receiver/Transmitter (UART) provides fully programmable, 16C550-type serial interface characteristics. The LM3S102 controller is equipped with one UART module.


The UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 460.8 Kbps
- Standard asynchronous communication bits for start, stop and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
  - 5, 6, 7, or 8 data bits
  - Even, odd, stick, or no-parity bit generation/detection
  - 1 or 2 stop bit generation

w.DataSheet4U.com

# 11.1 Block Diagram

### Figure 11-1. UART Module Block Diagram



## 11.2 Functional Description

The Stellaris UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (UARTCTL) register (see page 210). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in UARTCTL. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.


### 11.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data

bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 11-2 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

### Figure 11-2. UART Character Frame



ww.DataSheet4U.com

### 11.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 206) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 207). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.):

BRD = BRDI + BRDF = SysClk / (16 \* Baud Rate)

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 208), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- **UARTIBRD** write and **UARTLCRH** write
- UARTFBRD write and UARTLCRH write

### 11.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 204) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the U0Rx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 194).

The start bit is valid if U0Rx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 202). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if U0Rx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

### 11.2.4 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 200). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 208).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 204) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 211). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, 1/4, 1/2, 3/4 and 7/8. For example, if the 1/4 option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the 1/2 mark.

### 11.2.5 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error
- Parity Error
- Framing Error

- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 215).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM)** register (see page 212) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 214).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 216).

### 11.2.6 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 210). In loopback mode, data transmitted on U0Tx is received on the U0Rx input.

### **11.3** Initialization and Configuration

To use the UART, the peripheral clock must be enabled by setting the UART0 bit in the **RCGC1** register.

This section discusses the steps that are required for using a UART module. For this example, the system clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 195, the BRD can be calculated:

BRD = 20,000,000 / (16 \* 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 206) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 207) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.

- 3. Write the fractional portion of the BRD to the **UARTFBRD** register.
- 4. Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000060).
- 5. Enable the UART by setting the UARTEN bit in the UARTCTL register.

### 11.4 Register Map

Table 11-1 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000C000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 210) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

#### Table 11-1. UART Register Map

Offset	Name	Reset	Туре	Description	See page
0x000	UARTDR	0x00000000	R/W	Data	200
0x004	UARTRSR	0x00000000	R/W	Receive Status (read)	202
	UARTECR			Error Clear (write)	
0x018	UARTFR	0x00000090	RO	Flag Register (read only)	204
0x024	UARTIBRD	0x00000000	R/W	Integer Baud-Rate Divisor	206
0x028	UARTFBRD	0x00000000	R/W	Fractional Baud-Rate Divisor	207
0x02C	UARTLCRH	0x00000000	R/W	Line Control Register, High byte	208
0x030	UARTCTL	0x00000300	R/W	Control Register	210
0x034	UARTIFLS	0x00000012	R/W	Interrupt FIFO Level Select	211
0x038	UARTIM	0x00000000	R/W	Interrupt Mask	212
0x03C	UARTRIS	0x0000000F	RO	Raw Interrupt Status	214
0x040	UARTMIS	0x00000000	RO	Masked Interrupt Status	215
0x044	UARTICR	0x00000000	W1C	Interrupt Clear	216
0xFD0	UARTPeriphID4	0x00000000	RO	Peripheral identification 4	217
0xFD4	UARTPeriphID5	0x00000000	RO	Peripheral identification 5	218
0xFD8	UARTPeriphID6	0x00000000	RO	Peripheral identification 6	219
0xFDC	UARTPeriphID7	0x00000000	RO	Peripheral identification 7	220
0xFE0	UARTPeriphID0	0x00000011	RO	Peripheral identification 0	221
0xFE4	UARTPeriphID1	0x00000000	RO	Peripheral identification 1	222
0xFE8	UARTPeriphID2	0x00000018	RO	Peripheral identification 2	223
0xFEC	UARTPeriphID3	0x00000001	RO	Peripheral identification 3	224

Table 11-1. UART Register Map (Continued)

Offset	Name	Reset	Туре	Description	See page
0xFF0	UARTPCellID0	0x000000D	RO	PrimeCell identification 0	225
0xFF4	UARTPCellID1	0x000000F0	RO	PrimeCell identification 1	226
0xFF8	UARTPCellID2	0x00000005	RO	PrimeCell identification 2	227
0xFFC	UARTPCellID3	0x000000B1	RO	PrimeCell identification 3	228

# 11.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

UART Data (UARTDR)

### Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

	Offset 0x00		ARIDR)															
v.DataSheet4U.com	31	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
								reser	ved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	· · ·	rese	erved		OE	BE	PE	FE				DA	TA		I	'		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bi	t/Field		Name		Туре	Re	eset	Descrip	otion									
3	31:12	r	reserved		RO		0	Reserv be cha		return	an inde	termina	ate value	e, and s	should	never		
	11		OE		RO		0	UART	Overru	n Error								
								1=New data lo		vas rece	eived w	hen the	e FIFO v	vas full,	resulti	ng in		
								0=The	e has l	been no	o data lo	oss due	to a FI	FO ove	rrun.			
	10		BE		RO		0	UART Break Error										
	10							This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full- word transmission time (defined as start, data, parity, and stop bits).										
								In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input goes to a 1 (marking state) and the next valid start bit is received.										
	9 PE				RO		0	UART	Parity I	Error								
								This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register.										
						In FIFC top of t		e, this er O.	ror is a	ssociat	ed with	the cha	aracter	at the				

Bit/Field	Name	Туре	Reset	Description
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

www.DataSheet4U.com

#### Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The UARTRSR/UARTECR register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

UART Receive Status (UARTRSR): Read Offset 0x004

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
w.DataSheet4U.con				1				rese	rved							
Type Reset	RO 0 15	RO 0 14	RO 0 13	RO 0 12	RO 0	RO 0 10	RO 0	RO 0 8	RO 0							
	13	14	15	12	11	rese	· · · ·	0	,		5	+	OE	BE	PE	FE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0

### UART Error Clear (UARTECR): Write

Offset 0x004

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			1			rese	rved				1			
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved											DA	TA	I		I
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0

Bit/Field Name Type Reset Description

#### Read-Only Receive Status (UARTRSR) Register

31:4	reserved	RO	0
3	OE	RO	0

#### ·

Reserved bits return an indeterminate value, and should never be changed. The **UARTRSR** register cannot be written.

#### UART Overrun Error

When this bit is set to 1, data is received and the FIFO is already full. This bit is cleared to 0 by a write to **UARTECR**.

The FIFO contents remain valid since no further data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must now read the data in order to empty the FIFO.

	Bit/Field	Name	Туре	Reset	Description
	2	BE	RO	0	UART Break Error
					This bit is set to 1 when a break condition is detected, indicating that the received data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).
					This bit is cleared to 0 by a write to <b>UARTECR</b> .
vww.DataSheet4U					In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received.
	1	PE	RO	0	UART Parity Error
					This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register.
					This bit is cleared to 0 by a write to <b>UARTECR</b> .
	0	FE	RO	0	UART Framing Error
					This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
					This bit is cleared to 0 by a write to <b>UARTECR</b> .
					In FIFO mode, this error is associated with the character at the top of the FIFO.
	Write-Only E	rror Clear (UAF	RTECR) Reg	jister	
	31:8	reserved	WO	0	Reserved bits return an indeterminate value, and should never be changed.
	7:0	DATA	WO	0	A write to this register of any data clears the framing, parity, break and overrun flags.

### Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

		UART Offset 0		g (U	ARTFR	.)														
		31		30	29	28	2	7	26	25	24	23	22	21	20	19	18	17	16	
			<u> </u>		·					<u> </u>	rese	rved				·				
	Type Reset	RO 0		RO 0	RO 0	RO 0		0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	I	15		14	13	12	1	1	10	9	8	7	6	5	4	3	2	1	0	
						reserv						TXFE	RXFF	TXFF	RXFE	BUSY		reserved		
w.DataSheet4L	Type Reset	RO 0		RO 0	RO 0	RO 0		0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	
	Bi	t/Fielc	ł		Name	•	Тур	be	Re	eset	Descr	ption								
	;	31:8			reserve	ed	R	C		0	Reser be cha		return	an inde	termina	ate valu	e, and	should n	ever	
		7			TXFE		R	C		1	UART	Transm	nit FIFO	Empty						
												eaning LCRH r			nds on	the stat	e of th	e FEN bit	in the	
												FIFO is o g registe			s 0), th	is bit is	set wh	en the tra	ansmit	
												FIFO is o s empty		d (fen i	s 1), th	is bit is	set wh	en the tra	ansmit	
		6			RXFF		R	C		0	UART Receive FIFO Full									
											The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.									
												FIFO is er is full.		d, this t	oit is se	t when	the rec	ceive hold	ding	
											If the FIFO is enabled, this bit is set when the receive FIFO is full.									
		5			TXFF		R	C		0	UART Transmit FIFO Full									
												eaning LCRH r			nds on	the stat	e of th	e FEN bit	in the	
												FIFO is er is full.		d, this t	oit is se	t when	the tra	nsmit hol	ding	
											If the I full.	FIFO is	enabled	d, this b	it is set	t when t	he trai	nsmit FIF	O is	

Bi	it/Field	Name	Туре	Reset	Description
	4	RXFE	RO	1	UART Receive FIFO Empty
					The meaning of this bit depends on the state of the FEN bit in the <b>UARTLCRH</b> register.
					If the FIFO is disabled, this bit is set when the receive holding register is empty.
					If the FIFO is enabled, this bit is set when the receive FIFO is empty.
	3	BUSY	RO	0	UART Busy
www.DataSheet4U.con					When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
					This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
	2:0 r	eserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.

#### Register 4: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD**=0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 195 for configuration details.

	_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I	1	1	1	1	1	res	erved	1	1	1	1	1	1	1
DataSheet4	Type ∟Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	•	•			•	DI	VINT		•	·	•	•	•	
	Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0								
	Bit	/Field		Name		Туре	Re	eset	Descr	iption							
	3	1:16		reserve	d	RO		0		ved bit anged.	s return	an inde	etermin	ate valu	ue, and	should	never
	1	15:0		DIVINT		R/W	0x(	0000	Intege	er Baud	-Rate D	ivisor					

UART Integer Baud-Rate Divisor Offset 0x024

### Register 5: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 195 for configuration details.

	C	Offset 0x0	28														
	_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1 1		1		1	rese	rved	1			1		1	1
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
DataSheet4		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I		1 1		rese	rved	I	1		1	I		DIVE	RAC	T	1
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	Bit	/Field		Name		Туре	Re	eset	Descri	ption							
	31:6 reserved				RO 0		Reserved bits return an indeterminate value, and should neve be changed.						never				
	į	5:0	I	DIVFRAC		R/W	0	x00	Fractio	onal Ba	ud-Rate	Diviso	r				

UART Fractional Baud-Rate Divisor (UARTFBRD) Offset 0x028

### Register 6: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

### UART Line Control (UARTLCRH)

Offset 0x02C

		Offset 0x020	2														
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1				1			rese	rved	•	•	•	•		•	
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
/ww.DataSheet4		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						erved				SPS		LEN	FEN	STP2	EPS	PEN	BRK
	Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bi	t/Field		Name		Туре	Re	eset	Descri	ption							
	:	31:8	re	eserved		RO		0	Reserv be cha		return	an inde	termina	ate valu	e, and s	should I	never
		7		SPS		R/W		0	UART	Stick P	arity Se	elect					
									transm is clea	nitted an red, the	nd chec e parity	ked as bit is tra	a 0. Wh ansmitte	H are se nen bits ed and o	1 and 7 checke	are se	t and 2
									When	this bit	is clear	ed, stic	k parity	is disal	oled.		
		6:5		WLEN		R/W		0	UART	Word L	ength						
										ts indica ame as f			of data	a bits tra	ansmitte	ed or re	ceived
									0x3: 8	bits							
									0x2: 7	bits							
									0x1:6	bits							
									0x0: 5	bits (de	efault)						
		4		FEN		R/W		0	UART	Enable	FIFOs						
										oit is se d (FIFC			and re	ceive Fl	FO buf	fers are	)
														oled (Ch i registe		r mode)	. The
		3		STP2		R/W		0	UART	Two St	op Bits	Select					
										The re				e transr heck foi			

В	lit/Field	Name	Туре	Reset	Description
	2	EPS	R/W	0	UART Even Parity Select
					If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
					When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
					This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
	1	PEN	R/W	0	UART Parity Enable
www.DataSheet4U.cor					If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
	0	BRK	R/W	0	UART Send Break
					If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For

normal use, this bit must be cleared to 0.

UART Control (UARTCR)

### Register 7: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

		Offset 0x	x030														
	r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			·						rese	rved							
w.DataSheet4	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	resor	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		15	1	1	1	1	10				0		i i	1	1	1	
	Туре	RO	RO	RO	RO	RO	RO	RXE R/W	TXE R/W	LBE R/W	RO	RO	RO	RO	RO	RO	UARTEN R/W
	Reset	0	0	0	0	0	0	1	1 K/W	0	0	0	0	0	0	0	0
	Bit	t/Field		Name		Туре	Re	eset	Descri	ption							
	3	1:10		reserve	d	RO		0	Reserv	/ed bits	return	an inde	termin	ate valu	ue. and	should	never
	-	-				_		-	be cha						-,		
		9		RXE		R/W		1	IIADT	Pocoiv	e Enab	lo					
		9		NAL				1	•••••			-					
											t to 1, ti RT is di						nabled.
											curren					, orvo, n	
		•		TVE						-	·· =						
		8		TXE		R/W		1	-		nit Enab						
											t to 1, tł RT is di						nabled.
											curren					1511155	ion, it
		_						_									
		7		LBE		R/W		0	UARI	Loop B	ack En	able					
									If this I	oit is se	t to 1, t	ne UnT	x path	is fed th	hrough	the Uni	RX path.
		6:1		reserve	d	RO		0	Reserv	ved bits	return	an inde	termin	ate valu	ue, and	should	never
									be cha						,		
		0		UARTE	N	R/W		0	LIART	Enable							
		0		UARTE				0					T:		\ / /h = .= .4		о <b>т</b> : -
											t to 1, tl e middle						r i is mpletes
											aracter					,	1

#### October 6, 2006

### Register 8: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

.DataSheet4	U.com	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'				1		•	rese	rved		•	•	'	•		'
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		1 1		rese	rved	1	1		1		RXIFLS	I EL		TXIFLS	EL
	Type Reset	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 1	R/W 0							
	Bit/	/Field		Name		Туре	Re	eset	Descri	ption							
	3	1:6	r	eserved		RO		0	Reserv be cha		return	an inde	etermina	ate valu	e, and	should	never
	5	5:3	R	XIFLSE	L	R/W	0	X2	UART	Receiv	e Interr	upt FIF	O Leve	l Select	:		
									The tri	gger po	oints for	the rec	eive in	terrupt a	are as t	follows:	
									000: R	X FIFC	) ≥ 1/8 f	ull					
									001: R	X FIFC	) ≥ 1/4 f	ull					
									010: R	X FIFC	) ≥ 1/2 f	ull (defa	ault)				
									011: R	X FIFC	) ≥ 3/4 f	ull					
									100: R	X FIFC	) ≥ 7/8 f	ull					
									101-11	1: Res	erved						
	2	2:0	Т	XIFLSEI	L	R/W	0	X2	UART	Transn	nit Inter	rupt FIF	O Leve	el Selec	t		
									The tri	gger po	pints for	the tra	nsmit ir	nterrupt	are as	follows	:
									000: T	X FIFO	l≤ 1/8 f	ull					
									001: T	X FIFO	) ≤ 1/4 f	ull					
									010: T	X FIFO	1/2  f	ull (defa	ault)				
									011: T	X FIFO	≤ 3/4 fı	III					
									100: T	X FIFO	l ≤ 7/8 f	ull					
									101-11	1: Res	erved						

UART Interrupt FIFO Level Select (UARTIFLS)

Offset 0x034

### Register 9: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

	Of	fset 0x0	38														
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							-		reser	rved							
	ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
ataSheet4U.o	com_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				reserved			OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM		reserv	ved	
	ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0
	Bit/I	Field		Name		Туре	Re	eset	Descri	ption							
	31	:11	r	eserved		RO		0	Reserv be cha		return	an inde	termina	ate valu	e, and s	should	never
	1	0		OEIM		R/W		0	UART	Overru	n Error	Interrup	ot Mask	ĩ			
									On a re	ead, the	e currer	nt mask	for the	OEIM i	nterrupt	is retu	rned.
									Setting control		t to 1 pr	omotes	the OE	IM inte	rrupt to	the int	errupt
	9	9		BEIM		R/W		0	UART	Break I	Error Int	terrupt I	Mask				
									On a re	ead, the	e currer	nt mask	for the	beim i	nterrupt	is retu	rned.
									Setting control		t to 1 pr	omotes	the BE	IM inte	rrupt to	the int	errupt
	8	8		PEIM		R/W		0	UART	Parity I	Error Int	errupt I	Mask				
									On a re	ead, the	e currer	nt mask	for the	peim i	nterrupt	is retu	rned.
									Setting control		t to 1 pr	omotes	the PE	IM inte	rrupt to	the int	errupt
	-	7		FEIM		R/W		0	UART	Framin	g Error	Interrup	ot Mask	c			
									On a re	ead, the	e currer	nt mask	for the	feim i	nterrupt	is retu	rned.
									Setting control		t to 1 pr	omotes	the FE	IM inte	rrupt to	the int	errupt
	(	6		RTIM		R/W		0	UART	Receiv	e Time-	Out Inte	errupt N	Mask			
									On a re	ead, the	e currer	nt mask	for the	rtim i	nterrupt	is retu	rned.
									Setting control		t to 1 pr	omotes	the RI	IM inte	rrupt to	the int	errupt

UART Interrupt Mask (UARTIM)

Bit/	/Field	Name	Туре	Reset	Description
	5	TXIM	R/W	0	UART Transmit Interrupt Mask
					On a read, the current mask for the TXIM interrupt is returned.
					Setting this bit to 1 promotes the $\ensuremath{\mathtt{TXIM}}$ interrupt to the interrupt controller.
	4	RXIM	R/W	0	UART Receive Interrupt Mask
					On a read, the current mask for the RXIM interrupt is returned.
					Setting this bit to 1 promotes the RXIM interrupt to the interrupt controller.
aSheet4U.com	3:0 r	eserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.

### Register 10: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

	UART R Offset 0x02		errupt Sta	tus (U	ARTRIS	5)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		1 1		1	1	•	rese	rved							1
Ty Re:		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS		rese	rved	
aSheet4U <sub>Re</sub>		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1
	Bit/Field		Name		Туре	Re	eset	Descri	ption							
	31:11	r	eserved		RO		0	Reserv be cha		return	an inde	termina	ate valu	e, and s	should	never
	10		OERIS		RO		0	UART	Overru	n Error	Raw In	terrupt	Status			
								Gives	the raw	interru	pt state	(prior t	o mask	ing) of t	his inte	errupt.
	9		BERIS		RO		0	UART	Break I	Error Ra	aw Inte	rrupt Sta	atus			
								Gives	the raw	interru	pt state	(prior t	o mask	ing) of t	his inte	errupt.
	8		PERIS		RO		0	UART	Parity I	Error Ra	aw Inte	rrupt Sta	atus			
								Gives	the raw	interru	pt state	(prior t	o mask	ing) of t	his inte	errupt.
	7		FERIS		RO		0	UART	Framin	g Error	Raw In	terrupt	Status			
								Gives	the raw	interru	pt state	(prior t	o mask	ing) of t	his inte	errupt.
	6		RTRIS		RO		0	UART	Receiv	e Time-	Out Ra	w Inter	rupt Sta	atus		
								Gives	the raw	interru	pt state	(prior t	o mask	ing) of t	his inte	errupt.
	5		TXRIS		RO		0					ot Statu				
								Gives	the raw	interru	pt state	(prior t	o mask	ing) of t	his inte	errupt.
	4		RXRIS		RO		0				-	t Status				
								Gives	the raw	interru	pt state	(prior t	o mask	ing) of t	his inte	errupt.
	3:0	r	eserved		RO	0	xF	This re	served	bit is re	ead-onl	y and h	as a res	set valu	e of 0x	F.

### Register 11: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

		UART N Offset 0x0		Interrupt	Status	(UART	MIS)										
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		· ·		1 1		i	1		rese	rved					i	I	1
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				reserved			OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS		res	served	
taSheet4l	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	Bi	t/Field		Name		Туре	Re	eset	Descri	ption							
	3	31:11	I	reserved		RO		0	Reserv be cha		return	an inde	termina	te valu	e, and s	should	never
		10		OEMIS		RO		0					d Interru state of	•			
		9		BEMIS		RO		0					nterrupt state of				
		8		PEMIS		RO		0		-			nterrupt state of				
		7		FEMIS		RO		0			-		d Interro state of	-			
		6		RTMIS		RO		0					asked In state of	-			
		5		TXMIS		RO		0					errupt St state of		errupt.		
		4		RXMIS		RO		0					rrupt Sta state of		errupt.		
		3:0	I	reserved		RO		0	Reserv be cha		return	an inde	termina	ite valu	e, and s	should	never


### Register 12: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

	UART I1 Offset 0x04	-	ot Clear (U	JARTI	CR)														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
								rese	rved				•						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			reserved		<u> </u>	OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC		rese	erved	<u> </u>			
et4L <sup>Type</sup> Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0			
					_	_		_											
Bit	/Field		Name		Туре	Re	eset	Descri	ption										
3	31:11		reserved		RO		0	Reser be cha		return	an inde	etermina	ate valu	ie, and :	should	never			
	10		OEIC		W1C		0	Overru	un Error	Interru	ipt Clea	ır							
								0: No effect on the interrupt. 1: Clears interrupt.											
	9		BEIC		W1C		0	Break	Error Ir	nterrupt	Clear								
									effect o ars inte		iterrupt.								
	8		PEIC		W1C		0	Parity	Error Ir	terrupt	Clear								
									effect o ars inte		iterrupt.								
	7		FEIC		W1C		0	Framir	ng Erroi	r Interru	upt Clea	ar							
								0: No effect on the interrupt. 1: Clears interrupt.											
	6		RTIC		W1C		0	Receive Time-Out Interrupt Clear											
								0: No effect on the interrupt. 1: Clears interrupt.											
	5		TXIC		W1C		0	Transr	nit Inter	rupt Cl	ear								
		TXIC						0: No effect on the interrupt. 1: Clears interrupt.											
	4		RXIC		W1C		0	Receiv	ve Inter	rupt Cle	ear								
									effect o ars inte		iterrupt.								
;	3:0		reserved		RO		0	Reser be cha		return	an inde	etermina	ate valu	ie, and :	should	never			

#### Register 13: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0


The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.



UART Peripheral Identification 4 (UARTPeriphID4)


#### Register 14: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.



#### Register 15: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8


The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.



UART Peripheral Identification 6 (UARTPeriphID6)


#### Register 16: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.



#### Register 17: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.



UART Peripheral Identification 0 (UARTPeriphID0)


#### Register 18: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.




#### Register 19: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.




#### Register 20: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.




#### Register 21: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCeIIIDn** registers are hard-coded and the fields within the registers determine the reset values.




#### Register 22: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.



#### Register 23: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8


The **UARTPCeIIIDn** registers are hard-coded and the fields within the registers determine the reset values.



UART Primecell Identification 2 (UARTPCellID2)

#### Register 24: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.



# 12 Synchronous Serial Interface (SSI)


The Stellaris Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris SSI has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

### 12.1 Block Diagram

#### Figure 12-1. SSI Module Block Diagram



October 6, 2006

## 12.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

#### 12.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 1.5 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the 20-MHz input clock. The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale (SSICPSR)** register (see page 247). The clock is further divided by a value from 1 to 256, which is 1 + *SCR*, where *SCR* is the value programmed in the **SSI Control0 (SSICR0)** register (see page 241).

The frequency of the output clock SSIClk is defined by:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note that although the SSIClk transmit clock can theoretically be 10 MHz, the module may not be able to operate at that speed. For transmit operations, the system clock must be at least two times faster than the SSIClk. For receive operations, the system clock must be at least 12 times faster than the SSIClk.

See "Electrical Characteristics" on page 316 to view SSI timing parameters.

#### 12.2.2 FIFO Operation

#### 12.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 245), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

#### 12.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

#### 12.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask (SSIIM)** register (see page 248). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 249 and page 250, respectively).

#### 12.2.4 Frame Formats

w.DataSheet4U.com

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIC1k) is held inactive while the SSI is idle, and SSIC1k transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIC1k is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.


For Texas Instruments synchronous serial frame format, the SSIFss pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

#### 12.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 12-2 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.

#### Figure 12-2. TI Synchronous Serial Frame Format (Single Transfer)




In this mode, SSIClk and SSIFss are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFss is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIClk. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIClk after the LSB has been latched.

Figure 12-3 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

.com Figure 12-3. TI Synchronous Serial Frame Format (Continuous Transfer)



#### 12.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFss signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

#### SPO Clock Polarity Bit


When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

#### SPH Phase Control Bit


The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.


#### 12.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 12-4 and Figure 12-5.



#### Figure 12-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0





In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.


The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

#### 12.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 12-6, which covers both single and continuous transfers.



#### Figure 12-6. Freescale SPI Frame Format with SPO=0 and SPH=1

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIC1k pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.


Data is then captured on the falling edges and propagated on the rising edges of the  ${\tt SSIClk}$  signal.


In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIC1k period after the last bit has been captured.


For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

#### 12.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 12-7 and Figure 12-8.







#### Figure 12-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.


One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSICIk period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIClk signal.


In the case of a single word transmission, after all bits of the data word are transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

#### Freescale SPI Frame Format with SPO=1 and SPH=1 12.2.4.6

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 12-9, which covers both single and continuous transfers.





Q

Note: Q is undefined in Figure 12-9.

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIC1k pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.


After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

#### 12.2.4.7 MICROWIRE Frame Format

Figure 12-10 shows the MICROWIRE frame format, again for a single frame. Figure 12-11 shows the same format when back-to-back frames are transmitted.



#### Figure 12-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITX is arbitrarily forced Low


A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFss causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFss remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

ww.DataSheet4U.com

**Note:** The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.


For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIC1k, after the LSB of the frame has been latched into the SSI.




#### Figure 12-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 12-12 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.





## www.DataSheet4**12.3** Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
  - a. For master operations, set the **SSICR1** register to 0x00000000.
  - b. For slave mode (output enabled), set the **SSICR1** register to 0x00000004.
  - c. For slave mode (output disabled), set the **SSICR1** register to 0x0000000C.
- 3. Configure the clock prescale divisor by writing the SSICPSR register.
- 4. Write the SSICR0 register with the following configuration:
  - Serial clock rate (SCR)
  - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
  - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
  - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR)) ' 1x106 = 20x106 / (CPSDVSR * (1 +
SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled.
- 2. Write the SSICR1 register with a value of 0x00000000.

- 3. Write the **SSICPSR** register with a value of 0x00000002.
- 4. Write the **SSICR0** register with a value of 0x000009C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

### 12.4 Register Map

Table 12-1 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to the SSI base address of 0x40008000.

Note: The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

 Table 12-1.
 SSI Register Map

4 dom Offset	Name	Reset	Туре	Description	See page
0x000	SSICR0	0x00000000	RW	Control 0	241
0x004	SSICR1	0x00000000	RW	Control 1	243
0x008	SSIDR	0x00000000	RW	Data	245
0x00C	SSISR	0x0000003	RO	Status	246
0x010	SSICPSR	0x00000000	RW	Clock prescale	247
0x014	SSIIM	0x00000000	RW	Interrupt mask	248
0x018	SSIRIS	0x0000008	RO	Raw interrupt status	249
0x01C	SSIMIS	0x00000000	RO	Masked interrupt status	250
0x020	SSIICR	0x00000000	W1C	Interrupt clear	251
0xFD0	SSIPeriphID4	0x00000000	RO	Peripheral identification 4	252
0xFD4	SSIPeriphID5	0x00000000	RO	Peripheral identification 5	253
0xFD8	SSIPeriphID6	0x00000000	RO	Peripheral identification 6	254
0xFDC	SSIPeriphID7	0x00000000	RO	Peripheral identification 7	255
0xFE0	SSIPeriphID0	0x00000022	RO	Peripheral identification 0	256
0xFE4	SSIPeriphID1	0x00000000	RO	Peripheral identification 1	257
0xFE8	SSIPeriphID2	0x00000018	RO	Peripheral identification 2	258
0xFEC	SSIPeriphID3	0x00000001	RO	Peripheral identification 3	259
0xFF0	SSIPCellID0	0x000000D	RO	PrimeCell identification 0	260
0xFF4	SSIPCellID1	0x000000F0	RO	PrimeCell identification 1	261
0xFF8	SSIPCellID2	0x00000005	RO	PrimeCell identification 2	262
0xFFC	SSIPCellID3	0x000000B1	RO	PrimeCell identification 3	263

## 12.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

/ww.DataSheet4U.com

#### Register 1: SSI Control 0 (SSICR0), offset 0x000

**SSICR0** is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate and data size are configured in this register.

		SSI Cor Offset 0x0		(SSICR0)																	
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
			•			1	1	·	rese	rved	1	•	•	•	•	•	'				
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ataSheet4		10			S	CR				SPH	SPO	F	RF		D	SS					
	Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0				
	В	it/Field		Name		Туре	Re	eset	Descri	ption											
	:	31:16		reserved		RO		0	Reserv be cha		s return	an inde	etermin	ate valu	e, and	should	never				
		15:8		SCR		R/W		0	SSI Se	erial Clo	ock Rate	е									
											R is use I. The b	-		the trar	ismit ar	d rece	ive bit				
									BR= F	SSICLK	(CPSD	VSR * (	1 + SC	R))							
														om 2-25 lue from			d in the				
		7		SPH		R/W		0	SSI Serial Clock Phase												
									This bi	it is only	y applic	able to	the Fre	escale	SPI Fo	rmat.					
									The SPH control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge.												
									When the SPH bit is 0, data is captured on the first clock edge transition. If SPH is 1, data is captured on the second clock edge transition.												
		6		SPO		R/W		0	SSI Se	erial Clo	ock Pola	arity									
									This bi	it is only	y applic	able to	the Fre	reescale SPI Format.							
									the ss	IClk p	oin. If si	po <b>is 1</b> ,	a stead	a steady dy state ot being	High va	alue is					

	Bit/Field	Name	Туре	Reset	Description	
	5:4	FRF	R/W	0	SSI Frame Forr	nat Select.
					The FRF values	are defined as follows:
					FRF Value	Frame Format
					00	Freescale SPI Frame Format
					01	Texas Instruments Synchronous Serial Frame Format
					10	MICROWIRE Frame Format
					11	Reserved
www.DataSheet4	<sup>IU.com</sup> 3:0	DSS	R/W	0	SSI Data Size S	Select
					The DSS value	s are defined as follows:
					DSS Value	Data Size
					0000-0010	Reserved
					0011	4-bit data
					0100	5-bit data
					0101	6-bit data
					0110	7-bit data
					0111	8-bit data
					1000	9-bit data
					1001	10-bit data
					1010	11-bit data
					1011	12-bit data
					1100	13-bit data
					1101	14-bit data
					1110	15-bit data
					1111	16-bit data

#### Register 2: SSI Control 1 (SSICR1), offset 0x004

**SSICR1** is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

	SSI Cont Offset 0x00		SSCR1)																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
					'			reser	ved										
Typ Res		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	· ·		T T	T	1	rese	erved	ľ	ſ				SOD	MS	SSE	LBM			
w.DataSheet4		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0			
	Bit/Field 31:4		Name reserved		Type RO		Reset 0	Description Reserved bits return an indeterminate value, and should never be changed.											
	3		SOD		R/W		0	SSI	Slave I	Mode C	Dutput D	Disable							
								mult broa enst line. coul bit c	tiple-sla adcast a uring th In suc d be tie an be c	ave sys a mess at only h syste ed toge configu	tems, it age to a one sla ms, the ther. To	is poss all slave ive driv TXD li operat	sible for es in the es data nes fror e in suc	the SS syster onto th m multip	I maste m while he serial ple slav stem, th	output es e SOD			
								0: S	SI can	drive s	SITx O	utput ir	Slave	Output	mode.				
				reserved         reserved       RO       Reserved bits return never be changed.         ODD       R/W       0       SSI Slave Mode Ou       This bit is relevant or multiple-slave system broadcast a message ensuring that only o line. In such system could be tied togeth bit can be configure SSITx pin.       O: SSI can drive SSITx pin.       O: SSI can drive SSITx pin.       O: SSI can drive SSITx pin.		ive the	SSITx	output	in Slav	e mode									
	2		MS		R/W		0	SSI	Master	/Slave	Select								
														nd can	be moo	lified			
								0: D	evice c	onfigur	ed as a	maste	r.						
								1: D	evice c	onfigur	ed as a	slave.							

	Bit/Field	Name	Туре	Reset	Description
	1	SSE	R/W	0	SSI Synchronous Serial Port Enable
					Setting this bit enables SSI operation.
					0: SSI operation disabled.
					1: SSI operation enabled.
					Note: This bit must be set to 0 before any control registers are reprogrammed.
	0	LBM	R/W	0	SSI Loopback Mode
					Setting this bit enables Loopback Test mode.
aSheet4U.					0: Normal serial port operation enabled.
					1: Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

#### Register 3: SSI Data (SSIDR), offset 0x008

**SSIDR** is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITX pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

	SSI Data	i (SSID	K)		Offset 0x008															
	Offset 0x00	08																		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
			1 1				1 1							1	1	I				
									rved											
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
								DA	DATA											
_																				
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0				
Reset	0	0	0	0	0	0	0													
_					-		<b>-</b>	Description												
В	it/Field		Name		Туре		Reset	Description												
					50		•	<b>_</b>												
	31:16	I	reserve	a	RO		0	Reserved bits return an indeterminate value, and should												
								nev	/er be c	nangeo										
			<b></b>		<b>D</b> 444															
	15:0 DATA R/W 0								SSI Receive/Transmit Data											
								Δr	ead one	eration r	eads th	ne recei	ve FIF(	ר A wri	te oner	ation				
									tes the t			10 10001			to oper					
								VVII		anonn	0.									

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

ww.DataSheet4U.com

SSI Data (SSIDR)

#### Register 4: SSI Status (SSISR), offset 0x00C


**SSISR** is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

		SSI Statu Offset 0x000		ISR)															
		31	30	29	28	2	7	26	25	24		23	22	21	20	19	18	17	16
		·								r	eserved								
	Type Reset	RO 0	RO 0	RO 0	RO 0	R		RO 0	RO 0	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	_	15	14	13	12	1	1	10	9	8		7	6	5	4	3	2	1	0
					·			reserved		·					BSY	RFF	RNE	TNF	TFE
v.DataSheet	Type Reset	RO 0	RO 0	RO 0	RO 0	R		RO 0	RO 0	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1
	Bi	t/Field		Name	Э	Т	уре		Reset	C	Descr	iptior	۱						
	:	31:5		reserve	əd	I	RO		0				bits reto hangeo		ndetern	ninate v	alue, ar	nd shou	ıld
		4		BSY		I	RO		0	S	SSI B	usy E	Bit						
										C	): SS	is id	lle.						
														transm not emp		nd/or re	ceiving	a frame	e, or the
		3		RFF		RO			0	S	SSI R	eceiv	/e FIFC	) Full					
						RO				C	): Re	eive	FIFO i	is not fu	ıll.				
										1	: Red	eive	FIFO i	is full.					
		2		RNE		1	RO		0	S	SSI R	eceiv	/e FIFC	D Not E	mptv				
							-		-					is empt					
														is not e	-				
		1		TNF		I	RO		1	S	SSI T	ansr	nit FIF	O Not F	ull				
										C	): Tra	nsmi	t FIFO	is full.					
										1: Transmit FIFO is not full.									
		0		TFE			R0		1	S	SSI T	ansr	nit FIF	O Empt	y				
														is not e	-				
														is empt					
															-				

#### Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

**SSICPSR** is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.



SSI Interrupt Mask (SSIIM)

#### Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

C	Offset 0x0	14																		
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
								rese	ved	•		•			•					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
				l		rese	erved			•	1	'	TXIM	RXIM	RTIM	RORIM				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0				
Bi	t/Field		Name		Туре		Reset	Des	scriptio	า										
;	31:4		reserve	d	RO 0				Reserved bits return an indeterminate value, and should never be changed.											
	3		тхім		R/W		0	SSI	Transı	nit FIF(	O Interr	upt Ma	sk							
								0: T	X FIFC	) half-fu	ull or les	s cond	ition inte	errupt is	s maske	ed.				
								1: T	X FIFC	) half-fu	ull or les	s cond	ition inte	errupt is	s not m	asked.				
	2		DVIM																	
	2				r/ vv		0									l a al				
								1: F	RX FIFO	D half-fu	ull or mo	ore con	dition in	terrupt	is not r	nasked.				
	1		RTIM		R/W		0	SSI Receive Time-Out Interrupt Mask												
								0: F	0: RX FIFO time-out interrupt is masked.											
								1: RX FIFO time-out interrupt is not masked.												
0 RORIM						R/W 0				ve Ovei	rrun Inte	errupt N	/lask							
								0: F		) overri	un inter	rupt is i	masked							
												•								
	Type Reset t4U.com Type Reset Bi	Type RO Reset 0 15 Type RO Reset 0 Bit/Field 31:4 3 2	Type RO RO Reset 0 0 15 14 Type RO RO Reset 0 0 Bit/Field 31:4 3 2 1	31       30       29         Type       RO       RO       RO         Reset       0       0       0         15       14       13         Type       RO       RO       RO         Type       RO       RO       RO         Bit/Field       Name         3       TXIM         2       RXIM         1       RTIM	31       30       29       28         Type       RO       RO       RO       RO         15       14       13       12         Type       RO       RO       RO       RO         Type       RO       RO       RO       RO         Type       RO       RO       RO       RO         Bit/Field       Name       31:4       reserved         3       TXIM       2       RXIM         1       RTIM       1       RTIM	31       30       29       28       27         Type       RO       RO       RO       RO       RO       RO         Type       RO       0       0       0       0       0         15       14       13       12       11         Type       RO       RO       RO       RO       RO         Type       RO       RO       RO       RO       RO         Bit/Field       Name       Type       31:4       reserved       RO         3       TXIM       R/W       2       RXIM       R/W         1       RTIM       R/W	31       30       29       28       27       26         Type       RO       RO	31       30       29       28       27       26       25         Type       RO       RO	31         30         29         28         27         26         25         24           Type         RO         RO	31         30         29         28         27         26         25         24         23           Type Reset         RO         RO	31         30         29         28         27         26         25         24         23         22           Type Reset         RO         RO	31         30         20         28         27         26         25         24         23         22         21           Type Reset         R0         R0	31         30         29         28         27         26         25         24         23         22         21         20           Type Reset         RO         RO	31         30         29         28         27         26         25         24         23         22         21         20         19           Type Recent         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <td>31         30         29         28         27         26         25         24         23         22         21         20         19         18           Type Recent         NO         NO</td> <td>31         30         20         28         27         26         25         24         23         22         21         20         19         18         17           Type         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80</td>	31         30         29         28         27         26         25         24         23         22         21         20         19         18           Type Recent         NO         NO	31         30         20         28         27         26         25         24         23         22         21         20         19         18         17           Type         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80         80				

October 6, 2006


#### Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

		SSI Raw Offset 0x01		rupt Status	(SSIRI	S)											
	_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T		1 1	1	I		т т 	reser	rved	I I	1		1		1	
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		1 1	1	1	rese	erved			ſ	1		TXRIS	RXRIS	RTRIS	RORRIS
v.DataSheet4	Type Reset	n <sub>0</sub>	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0
	Bit/Field 31:4			Name reserved		Type RO		Reset		scription		rn on ir	dotor	oinata y		ad abou	цЧ
	31:4			reserved		ĸŪ		0			hanged		laetern	ninate v	aiue, ai	na shou	liu
	3			TXRIS		RO		1					-	ot Status is half f		ss, whe	en set.
		2		RXRIS		RO		0			/e FIFO		-	t Status s half fu	ill or mo	ore, wh	en set.
		1		RTRIS		RO		0						rrupt Sta ut has c		d, wher	ı set.
	0			RORRIS		RO		0						upt Stat nas ove		, when	set.

#### Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.



#### October 6, 2006


#### Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

		SSI Inter Offset 0x02		lear (SSII	CR)													
	_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
				1 1		ľ		1 1	reser	rved	1 1		1	1		1	i	
	Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				т т 		ſ		reser	ved		1 1		1	1		RTIC	RORIC	
w.DataSheet4	Type Reset	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	
	Bit/Field 31:2			Name		Туре		Reset		scriptio					·			
	31:2		reserved		1	RO		0			bits retu hanged		ndetern	ninate v	alue, a	nd shoi	bld	
		1		RTIC		W1C		0	SSI Receive Time-Out Interrupt Clear									
									0: N	0: No effect on interrupt.								
									1: C	Clears i	nterrupt							
	0 RORIC				W1C		0	SSI Receive Overrun Interrupt Clear										
									0: N	lo effec	ct on inte	errupt.						
									1: C	Clears i	nterrupt							

#### Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.



October 6, 2006

### Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4


The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.



SSI Peripheral Identification 5 (SSIPeriphID5)

### Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.



October 6, 2006

### Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC


The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.



SSI Peripheral Identification 7 (SSIPeriphID7)

### Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.



October 6, 2006


### Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.




### Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.



### Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.



October 6, 2006


#### Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.




#### Register 19: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4

The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.




# Register 20: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8

The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.



#### Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.



# 13 Inter-Integrated Circuit (I<sup>2</sup>C) Interface

The Inter-Integrated Circuit (I<sup>2</sup>C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDL and a serial clock line SCL).

The  $I^2C$  bus interfaces to external  $I^2C$  devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The  $I^2C$  bus may also be used for system testing and diagnostic purposes in product development and manufacture.


The Stellaris  $I^2C$  module provides the ability to communicate to other IC devices over an  $I^2C$  bus. The  $I^2C$  bus supports devices that can both transmit and receive (write and read) data.


Devices on the I<sup>2</sup>C bus can be designated as either a master or a slave. The I<sup>2</sup>C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four I<sup>2</sup>C modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

The Stellaris I<sup>2</sup>C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the  $I^2C$  master and slave can generate interrupts. The  $I^2C$  master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The  $I^2C$  slave generates interrupts when data has been sent or requested by a master.

# 13.1 Block Diagram






# 13.2 Functional Description

The  $I^2C$  module is comprised of both a master and slave function. The master and slave functions are implemented as separate peripherals. The  $I^2C$  module must be connected to bi-directional Open-Drain pads. A typical  $I^2C$  bus configuration is shown in Figure 13-2.

See "I2C Timing" on page 321 for I<sup>2</sup>C timing diagrams.

# Figure 13-2. I<sup>2</sup>C Bus Configuration



# 13.2.1 I<sup>2</sup>C Bus Functional Overview

/w.DataSheet4U.com

The I<sup>2</sup>C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line.


### 13.2.1.1 Data Transfers

Both the SDA and SCL lines are bi-directional, connected to the positive supply via pull-up resistors. The bus is idle or free, when both lines are High. The output devices (pad drivers) must have an open-drain configuration. Data on the I<sup>2</sup>C bus can be transferred at rates up to 100 Kbps in Standard mode and up to 400 Kbps in Fast mode.

### 13.2.1.2 Data Validity

The data on the SDA line must be stable during the High period of the clock. The data line can only change when the clock SCL is in its Low state (see Figure 13-3).


### Figure 13-3. Data Validity During Bit Transfer on the I<sup>2</sup>C Bus



## 13.2.1.3 START and STOP Conditions

The protocol of the I<sup>2</sup>C bus defines two states: START and STOP. A High-to-Low transition on the SDA line while the SCL is High is a START condition. A Low-to-High transition on the SDA line while SCL is High is defined as a STOP condition. The bus is considered busy after a START condition. The bus is considered free after a STOP condition. See Figure 13-4.

## Figure 13-4. START and STOP Conditions



#### 13.2.1.4 Byte Format

Every byte put out on the SDA line must be 8-bits long. The number of bytes per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

#### 13.2.1.5 Acknowledge

Data transfer with an acknowledge is obligatory. The acknowledge-related clock pulse is generated by the master. The transmitter releases the SDA line during the acknowledge clock pulse.

The receiver must pull down SDA during the acknowledge clock pulse such that it remains stable (Low) during the High period of the acknowledge clock pulse.

When a slave receiver does not acknowledge the slave address, the data line must be left in a High state by the slave. The master can then generate a STOP condition to abort the current transfer.

If the master receiver is involved in the transfer, it must signal the end of data to the slave-transmitter by not generating an acknowledge on the last byte that was clocked out of the slave. The slave-transmitter must release the SDA line to allow the master to generate the STOP or a repeated START condition.

#### 13.2.1.6 Arbitration


A master may start a transfer only if the bus is idle. Two or more masters may generate a START condition within minimum hold time of the START condition. Arbitration takes place on the SDA line, while SCL is in the High state, in such a manner that the master transmitting a High level (while another master is transmitting a Low level) will switch off its data output stage.

Arbitration can be over several bits. Its first stage is a comparison of address bits. If both masters are trying to address the same device, arbitration continues with comparison of data bits.

#### 13.2.1.7 Data Format with 7-Bit Address


Data transfers follow the format shown in Figure 13-5. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit ( $\mathbb{R}/S$  bit in the **I2CMSA** register). A zero indicates a transmission (Send); a one indicates a request for data (Receive). A data transfer is always terminated by a STOP condition generated by the master. However, a master can still communicate on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within such a transfer.

#### Figure 13-5. Complete Data Transfer with a 7-Bit Address



The first seven bits of the first byte make up the slave address (see Figure 13-6). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) information to a selected slave. A one in this position means that the master will receive information from the slave.

### Figure 13-6. R/S Bit in First Byte




# 13.2.1.8 I<sup>2</sup>C Master Command Sequences


Figure 13-7 through Figure 13-12 present the command sequences available for the  $I^2C$  master.

#### Figure 13-7. Master Single SEND


/ww.DataSheet4U.com




# Figure 13-8. Master Single RECEIVE




### Figure 13-9. Master Burst SEND










#### Figure 13-11. Master Burst RECEIVE after Burst SEND

ww.DataSheet4U.com






### 13.2.1.9 I<sup>2</sup>C Slave Command Sequences

Figure 13-13 presents the command sequence available for the I<sup>2</sup>C slave.

## Figure 13-13. Slave Command Sequence



ww.DataSheet4U.com

# 13.2.2 Available Speed Modes

The SCL clock rate is determined by the parameters: CLK\_PRD, TIMER\_PRD, SCL\_LP, and SCL\_HP.

where:

 ${\tt CLK\_PRD}$  is the system clock period

 $SCL_LP$  is the Low phase of the SCL clock (fixed at 6)

SCL\_HP is the High phase of the SCL clock (fixed at 4)

TIMER\_PRD is the programmed value in the **I2C Master Timer Period (I2CMTPR)** register (see page 282).

The SCL clock period is calculated as follows:

SCL\_PERIOD = 2\*(1 + TIMER\_PRD)\*(SCL\_LP + SCL\_HP)\*CLK\_PRD

For example:

```
CLK_PRD = 50 ns
TIMER_PRD = 2
SCL_LP=6
SCL_HP=4
yields a SCL frequency of:
1/T = 333 Khz
```

Table 13-1 gives examples of Timer period, system clock, and speed mode (Standard or Fast).

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 Mhz	0x01	100 Kbps	-	-
6 Mhz	0x02	100 Kbps	-	-
12.5 Mhz	0x06	89 Kbps	0x01	312 Kbps
16.7 Mhz	0x08	93 Kbps	0x02	278 Kbps
20 Mhz	0x09	100 Kbps	0x02	333 Kbps

Table 13-1. Examples of I<sup>2</sup>C Master Timer Period versus Speed Mode

ww.DataSheet4U.com

# **13.3** Initialization and Configuration

The following example shows how to configure the  $I^2C$  module to send a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I<sup>2</sup>C clock by writing a value of 0x00001000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- 3. Initialize the I<sup>2</sup>C Master by writing the I2CMCR register with a value of 0x00000020.
- 4. Set the desired SCL clock speed of 100 Kbps by writing the I2CMTPR register with the correct value. The value written to the I2CMTPR register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

```
TPR = (System Clock / (2 * (SCL_LP + SCL_HP) * SCL_CLK)) - 1;
TPR = (20MHz / (2 * (6 + 4) * 100000)) - 1;
TPR = 9
```

Write the **I2CMTPR** register with the value of 0x0000009.

- 5. Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x00000076. This sets the slave address to 0x3B.
- 6. Place data (byte) to be sent in the data register by writing the **I2CMDR** register with the desired data.
- Initiate a single byte send of the data from Master to Slave by writing the I2CMCS register with a value of 0x00000007 (STOP, START, RUN).
- 8. Wait until the transmission completes by polling the **I2CMCS** register's BUSBSY bit until it has been cleared.

# 13.4 Register Map

Table 13-2 lists the I<sup>2</sup>C registers. All addresses given are relative to the I<sup>2</sup>C base addresses for the master and slave:

I<sup>2</sup>C Master: 0x40020000

I<sup>2</sup>C Slave: 0x40020800

Table 13-2.	I <sup>2</sup> C Register Map
-------------	-------------------------------


Offset	Name	Reset	Туре	Description	See page
0x000	I2CMSA	0x00000000	R/W	Master slave address	275
0x004	I2CMCS	0x00000000	R/W	Master control/status	276
0x008	I2CMDR	0x00000000	R/W	Master data	281
0x00C	I2CMTPR	0x00000001	R/W	Master timer period	282
t4U.c <b>0x010</b>	I2CMIMR	0x00000000	R/W	Master interrupt mask	283
0x014	I2CMRIS	0x00000000	RO	Master raw interrupt status	284
0x018	I2CMMIS	0x00000000	RO	Master masked interrupt status	284
0x01C	I2CMICR	0x00000000	WO	Master interrupt clear	285
0x020	I2CMCR	0x00000000	R/W	Master configuration	286
0x000	I2CSOAR	0x00000000	R/W	Slave address	288
0x004	I2CSCSR	0x00000000	RO	Slave control/status	289
0x008	I2CSDR	0x00000000	R/W	Slave data	291
0x00C	I2CSIMR	0x00000000	R/W	Slave interrupt mask	292
0x010	I2CSRIS	0x00000000	RO	Slave raw interrupt status	293
0x014	I2CSMIS	0x00000000	RO	Slave masked interrupt status	294
0x018	I2CSICR	0x0000000	WO	Slave interrupt clear	295

# **13.5** Register Descriptions (I<sup>2</sup>C Master)

The remainder of this section lists and describes the I<sup>2</sup>C master registers, in numerical order by address offset. See also "Register Descriptions (I2C Slave)" on page 288.

# Register 1: I<sup>2</sup>C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).



### Register 2: I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I<sup>2</sup>C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits.

The START bit causes the generation of the START, or REPEATED START condition.

The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the **I2C Master Slave Address (I2CMSA)** register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the **I2CMDR** register. When the I<sup>2</sup>C module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the I<sup>2</sup>C bus controller to send an acknowledge automatically after each byte. This bit must be reset when the I<sup>2</sup>C bus controller requires no further data to be sent from the slave transmitter.

#### I2C Master Status (I2CMCS): Read Offset 0x004

(	Offset 0	0x004															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
[		1	1	1	1	1	I	1 1		1		1	I	1			
l								rese	rved								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ſ		1	1	1	1	1	1	1 1		DUGDGW	IDI E	ADDLOT	DATAGE	ADDAGK	EDDOD	DUGN	
L						rese	erved			BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
]	I2C M	laster Co	ontrol (I2	CMCS)	: Write												
(	Offset 0	x004															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
[		1	1	1	1	1	I	1 1		1		1	I	1			
l								rese	rved								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	1	1	l rese	l erved	1 1		1		1	ACK	STOP	START	RUN	
Туре	RO	RO	RO	RO	RO	RO	RO	RO RO		RO	RO	RO	WO	wo	wo	WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	t/Field	ł	Name		Туре	Re	eset	Descri	ption								
Rea	d-On	ly Stat	us Regi	ster													
3	31:7		reserve	d	RO		0	Reserv	ed bits	s return	an inde	etermina	ate valu	e, and s	should i	never	
								be cha	nged.								
									U								
	6		BUSBS	Y	R		0	This bi	t speci	fies the	state o	f the I <sup>2</sup> C	C bus. If	f set. the	e bus is	busv:	
									This bit specifies the state of the $I^2C$ bus. If set, the bus is busy; otherwise, the bus is idle. The bit changes based on the START								
										nditions							
									5. 50		•						
	5		IDLE		R		0	This hi	t sneci	fies the	$I^2C$ cor	ntroller «	state If	set the	contro	ller is	
	0				1.		0							550, 116	, 501110		
	idle; otherwise the controller is not idle.																

	Bit/Field	Name	Туре	Reset	Description
	4	ARBLST	R	0	This bit specifies the result of bus arbitration. If set, the controller lost arbitration; otherwise, the controller won arbitration.
	3	DATACK	R	0	This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged.
	2	ADRACK	R	0	This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged.
vww.DataSheet4U	<b>1</b> .com	ERROR	R	0	This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged, the transmit data not being acknowledged, or because the controller lost arbitration.
	0	BUSY	R	0	This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status bits are not valid.
	Write-Only Co	ntrol Register			
	31:7	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
	6-4	reserved	W	0	Write reserved.
	3	ACK	W	0	When set, causes received data byte to be acknowledged automatically by the master. See field decoding in Table 13-3 on page 278.
	2	STOP	W	0	When set, causes the generation of the STOP condition. See field decoding in Table 13-3.
	1	START	W	0	When set, causes the generation of a START or repeated START condition. See field decoding in Table 13-3.
	0	RUN	W	0	When set, allows the master to send or receive data. See field decoding in Table 13-3.

Current	I2CMSA[0]		I2CMC	S[3:0]		Description					
State	R/S	ACK	STOP	START	RUN	Description					
Idle	0	Xa	0	1	1	START condition followed by SEND (master goes to the Master Transmit state).					
	0	Х	1	1	1	START condition followed by a SEND and STOP condition (master remains in Idle state).					
IJ.com	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).					
	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).					
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).					
	1	1	1	1	1	Illegal.					
	All other combi	nations not	listed are r	non-operatio	ons.	NOP.					

# Table 13-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)

Current	I2CMSA[0]		I2CM0	CS[3:0]		<b>_</b>				
State	R/S	ACK STOP START			RUN	- Description				
Master Transmit	x	Х	0	0	1	SEND operation (master remains in Master Transmit state).				
	X	Х	1	0	0	STOP condition (master goes to Idle state).				
	X	Х	1	0	1	SEND followed by STOP condition (master goes to Idle state).				
U.com	0	Х	0	1	1	Repeated START condition followed by a SEND (master remains in Master Transmit state).				
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).				
	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).				
	1	0	1	1	1	Repeated START condition followed by a SEND and STOP condition (master goes to Idle state).				
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).				
	1	1	1	1	1	Illegal.				
	All other combi	nations no	t listed are	non-operatio	ons.	NOP.				

# Table 13-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 2 of 3)

Current	I2CMSA[0]		I2CMC	CS[3:0]					
State	R/S	ACK	STOP	START	RUN	- Description			
Master Receive	Х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).			
	X	Х	1	0	0	STOP condition (master goes to Idle state). <sup>b</sup>			
	X	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).			
	X	1 0 0 1				RECEIVE operation (master remains in Master Receive state).			
	Х	1	1	0	1	Illegal.			
	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state)			
	1	0	1	1 1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).			
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).			
	0	Х	0	1	1	Repeated START condition followed by SEND (master goes to Master Transmit state).			
	0	X 1 1 1				Repeated START condition followed by SEND and STOP condition (master goes to Idle state).			
	All other combi	nations not	listed are i	non-operatio	ons.	NOP.			


Table 13-3.	Write Field Decoding for I2CMCS[3:0] Field (Sheet 3 of 3)
-------------	-----------------------------------------------------------

a. An X in a table cell indicates that applies to a bit set to 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.


# Register 3: I<sup>2</sup>C Master Data (I2CMDR), offset 0x008

This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.




### Register 4: I<sup>2</sup>C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock




# Register 5: I<sup>2</sup>C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.



### Register 6: I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.



16

RO

0


0 MIS

RO

0


# Register 7: I<sup>2</sup>C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.



# Register 8: I<sup>2</sup>C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.



# Register 9: I<sup>2</sup>C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

	I2C Mas Offset 0x02		onfiguratio	on (I2C	MCR)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[			1		1	1			1	I	I		1	1 1		1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			1		rese	rved			1	1	SFE	MFE		reserved		LPBK		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0		
et4U.com																		
Bi	it/Field		Name	e	Type Reset			[	Description									
	31:6		reserv	ed	RO 0			Reserved bits return an indeterminate value, and should never be changed.										
	5 SFE				R/V	N	0	I	<sup>2</sup> C Slave	e Functi	ion Ena	ble						
5 SFE								5		ode. If s	et, Slav	/e mode		e may op abled; ot				
	4		MFE	:	R/V	N	0	I	I <sup>2</sup> C Master Function Enable									
	4 MFE							Master mode. If set, Master					the interface may operate in er mode is enabled; otherwise, ind the interface clock is disabled					
	3:1 reserved		ed	RC	)	0		Reserved bits return an indeterminate value, and should never be changed.										
	0		LPBł	<	R/V	N	0	I	<sup>2</sup> C Loop	back								
								r t	normally	or in Lo e loopb	oopbacl ack cor	k mode	. If set,	the devi the devi nerwise, t	ce is p			

# 13.6 Register Descriptions (I<sup>2</sup>C Slave)

The remainder of this section lists and describes the  $I^2C$  slave registers, in numerical order by address offset. See also "Register Descriptions (I2C Master)" on page 274.

# Register 10: I<sup>2</sup>C Slave Own Address (I2CSOAR), offset 0x000

This register consists of seven address bits that identify the Stellaris  $I^2C$  device on the  $I^2C$  bus.

I2C Slave Own Address Register (I2CSOAR) Offset 0x000

		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	[			1 1		т т					1	1	1		1	1	1		
	l								res	served									
	Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	0.0011	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	ſ			1 1		1 1		1		1		I	1	1	1	1	1	1	
						reserved	eserved							OAR					
	Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-	
	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	D	Bit/Field Name			Type R		Pos	Reset		tion									
	D	II/FIEIU		Inalli	e	i y	he	Ne5	(eset D		Description								
		21.7		rocoru	od	RO		0	0		Deserved hits return on indeterminate value, and should								
	31:7 6:0			reserved		N	0	0		Reserved bits return an indeterminate value, and should never be changed.									
						R/	R/W			I <sup>2</sup> C Sla	ve Owr	n Addre	ess						
										This fig	ld choo	ifice hi	to AG th	rough /	0 of th				


This field specifies bits A6 through A0 of the slave address.

#### Register 11: I<sup>2</sup>C Slave Control/Status (I2CSCSR), offset 0x004


This register accesses one control bit when written, and two status bits when read.

The read-only Status register consists of two bits: the RREQ bit and the TREQ bit. The Receive Request (RREQ) bit indicates that the Stellaris I<sup>2</sup>C device has received a data byte from an I<sup>2</sup>C master. Read one data byte from the I2C Slave Data (I2CSDR) register. The Transmit Request (TREQ) bit indicates that the Stellaris I<sup>2</sup>C device is addressed as a Slave Transmitter. Write one data byte into the I2C Slave Data (I2CSDR) register.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris  $I^2C$  slave operation.



I2C Slave Status Register (I2CSCSR): Read



	Offset 0x	004														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	I	1	1		r r	rese	rved	1						•
								1030	rveu							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	I												
							reser	ved								DA
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bit/Field	Name	Туре	Reset	Description
Read-Only Sta	atus Register			
31:2	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
1	TREQ	RO	0	This bit specifies the state of the I <sup>2</sup> C slave with regards to outstanding transmit requests. If set, the I <sup>2</sup> C unit has been addressed as a slave transmitter and uses clock stretching to delay the master until data has been written

stretching to delay the master until data has been written to the **I2CSDR** register. Otherwise, there is no outstanding transmit request.

	Bit/Field	Name	Туре	Reset	Description
	0	RREQ	RO	0	Receive Request
					This bit specifies the status of the $I^2C$ slave with regards to outstanding receive requests. If set, the $I^2C$ unit has outstanding receive data from the $I^2C$ master and uses clock stretching to delay the master until the data has been read from the <b>I2CSDR</b> register. Otherwise, no receive data is outstanding.
	Write-Only Cor	ntrol Register			
v.DataSheet4	31:1 U.com	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
	0	DA	WO	0	Device Active 1=Enables the I <sup>2</sup> C slave operation. 0=Disables the I <sup>2</sup> C slave operation.

### Register 12: I<sup>2</sup>C Slave Data (I2CSDR), offset 0x008


This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.



291


#### Register 13: I<sup>2</sup>C Slave Interrupt Mask (I2CSIMR), offset 0x00C

This register controls whether a raw interrupt is promoted to a controller interrupt.




### Register 14: I<sup>2</sup>C Slave Raw Interrupt Status (I2CSRIS), offset 0x010

This register specifies whether an interrupt is pending.




#### Register 15: I<sup>2</sup>C Slave Masked Interrupt Status (I2CSMIS), offset 0x014

This register specifies whether an interrupt was signaled.



### Register 16: I<sup>2</sup>C Slave Interrupt Clear (I2CSICR), offset 0x018

This register clears the raw interrupt.



295

## 14 Analog Comparator

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S102 controller provides one analog comparator that can be configured to drive an output or generate an interrupt.

A comparator can compare a test voltage against any one of these voltages:


- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

ww.DataSheet4U.com

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence. The interrupt generation logic is separate.

### 14.1 Block Diagram

#### Figure 14-1. Analog Comparator Module Block Diagram




### 14.2 Functional Description

Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

As shown in Figure 14-2, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.



#### Figure 14-2. Structure of Comparator Unit

ww.DataSheet4U.com

A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in Table 14-1.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin.


**Important:** Certain register bit values must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in Table 8-1 on page 104.

ACCNTL0		Comparator 0									
ASRCP	VIN-	VIN+	Output	Interrupt							
00	C0-	C0+	C0o	yes							
01	C0-	C0+	C0o	yes							
10	C0-	Vref	C0o	yes							
11	C0-	reserved	C0o	yes							

#### Table 14-1. Comparator 0 Operating Modes

### 14.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 14-3. This is controlled by a single configuration register (**ACREFCTL**). Table 14-2 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.







ACREFCT	L Register	Output Deference Veltere Record on VDEE Field Velue					
EN Bit Value	RNG Bit Value	Output Reference Voltage Based on VREF Field Value					
EN=0	RNG=X	0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.					
EN=1	RNG=0	Total resistance in ladder is 32 R. $V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_T}$ $V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{32}$ $V_{REF} = 0.825 + 0.103 \cdot VREF$ The range of internal reference in this mode is 0.825–2.37 V.					
	RNG=1	Total resistance in ladder is 24 R. $V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_T}$ $V_{REF} = AV_{DD} \times \frac{(VREF)}{24}$ $V_{REF} = 0.1375 \cdot VREF$ The range of internal reference for this mode is 0.0–2.0625 V.					

### 14.3 Initialization and Configuration

298

The following example shows how to configure analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x00100000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with CO- as a GPIO input.
- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000030C.
- 4. Configure comparator 0 to use the internal voltage reference and to *not* output a value on the C00 pin by writing the **ACCTL0** register with the value of 0x0000040C.

- 5. Delay for some time.
- 6. Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

### 14.4 Register Map

Table 14-3 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003C000.

Shoot/	Offset	Name	Reset	Туре	Description	See page
SHEEL4	0x00	ACMIS	0x00000000	RO	Interrupt status	300
	0X04	ACRIS	0x00000000	RO	Raw interrupt status	301
	0X08	ACINTEN	0x00000000	R/W	Interrupt enable	302
	0x10	ACREFCTL	0x00000000	R/W	Reference voltage control	303
	0x20	ACSTAT0	0x00000000	RO	Comparator 0 status	304
	0x24	ACCTL0	0x00000000	RW	Comparator 0 control	305

 Table 14-3.
 Analog Comparator Register Map


### 14.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

299


#### Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00

This register provides a summary of the interrupt status (masked) of the comparator.



#### Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04


This register provides a summary of the interrupt status (raw) of the comparator.



301

#### Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08

This register provides the interrupt enable for the comparator.



#### Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10

This register specifies whether the resistor ladder is powered on as well as the range and tap.

	Offset 0x		puruto		crenet	volug	Contro	I (ACKEI	CIL)								
	31	30		29	28	27	26	25	24	23	22	21	20	19	18	17	16
		<u> </u>					•	<u>.</u>	rese	rved			·		•		<u> </u>
Type Reset	RO 0	RC 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14		13	12	11	10	9	8	7	6	5	4	3	2	1	0
		' .		'		1		EN	RNG		•	'	'		VF	REF	
Type Reset t4U.com	RO 0	RC 0		RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	t/Field		Na	me		Тур	е	Reset	Des	cription							
3	81:10		rese	erved		RC	)	0		erved b er be cł			ndeterm	inate va	alue, ar	nd shou	ld
	9	9 EN					R/W 0 The EN bit specifies whether the resistor la on. If 0, the resistor ladder is unpowered. It ladder is connected to the analog V <sub>DD</sub> .								•		
													at the in r if not u				
	8		RI	NG		R/V	V	0	The RNG bit specifies the range of the resistor ladder. If 0, the resistor ladder has a total resistance of 32 R. If 1, the resist ladder has a total resistance of 24 R.								
	7:4		rese	erved		RC	)	0		erved b er be cł			ndeterm	inate va	alue, ar	nd shou	ld
	3:0		VR	EF		R/W	V	0	pas: corr volta	sed thro espond age ava	bugh ar ling to t lilable f	n analog he tap   or comp	es the re g multip position parison. e voltage	lexer. T is the i See Ta	he volta nternal ble 14-3	age referer	ce

Analog Comparator Reference Voltage Control (ACREFCTL)

#### Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20

This register specifies the current output value of that comparator.



#### Register 6: Analog Comparator Control 0 (ACCTL0), offset 0x24


0

0

0

0

This register configures that comparator's input and output.



The ASRCP field specifies the source of input voltage to the
VIN+ terminal of the comparator. The encodings for this field
are as follows:

- 00 Pin value
- 01 Pin value of C0+
- 10 Internal voltage reference
- 11 Reserved

#### Reserved bits return an indeterminate value, and should never be changed.

The ISLVAL bit specifies the sense value of the input that generates an interrupt if in Level Sense mode. If 0, an interrupt is generated if the comparator output is Low. Otherwise, an interrupt is generated if the comparator output is High.

The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:

ISEN	Function
00	Level sense, see ISLVAL
01	Falling edge

- 10 Rising edge
- Either edge 11

10:9

8:5

4

3:2

reserved

ISLVAL

ISEN

RO

R/W

R/W

Bit/Field	Name	Туре	Reset	Description
1	CINV	R/W	0	The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.

vww.DataSheet4U.com

# 15 Pin Diagram

Figure 15-1 shows the pin diagram and pin-to-signal-name mapping.

### Figure 15-1. Pin Connection Diagram

	1				
PB7/TRST		1	28	Þ	PC0/TCK/SWCLK
PB6/CCP1/C0+		2	27	þ	PC1/TMS/SWDIO
PB5/C0o		3	26	þ	PC2/TDI
PB4/C0-		4	25	þ	PC3/TDO/SWO
RST		5	24	þ	PB3/I2CSDA
LDO		6	23	þ	PB2/I2CSCL
VDD		7	22	þ	VDD
GND		8	21	Þ	GND
OSC0		9	20	Þ	PB1/32KHz
OSC1		10	19	Þ	PB0/CCP0
PA0/U0Rx		11	18	Þ	GND
PA1/U0Tx		12	17	þ	VDD
PA2/SSICIk		13	16	Þ	PA5/SSITx
PA3/SSIFss		14	15	Þ	PA4/SSIRx

LM3S102

www.DataSheet4U.com

# 16 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register (see page 117).

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 16-1 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 16-2 lists the signals in alphabetical order by signal name. Table 16-3 groups the signals by functionality, except for GPIOs. Table 16-4 lists the GPIO pins and their alternate functionality.

Pin Number	Signal Name	Pin Type	Buffer Type	Description	
1	PB7	I/O	TTL	GPIO port B bit 7.	
	TRST	I	TTL	JTAG TAP reset input.	
2	PB6	I/O	TTL	GPIO port B bit 6.	
	CCP1	I/O	TTL	Timer 0 capture input, compare output, or PWM output port 1.	
	C0+	I	Analog	Analog comparator 0 positive reference input.	
3	PB5	I/O	TTL	GPIO port B bit 5.	
	C0o	0	TTL	Analog comparator 0 output.	
4	PB4	I/O	TTL	GPIO port B bit 4.	
	C0-	I	Analog	Analog comparator 0 negative reference input.	
5	RST	I	TTL	System reset input.	
6	LDO	-	Power	The low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu F$ or greater.	
7	VDD	-	Power	Positive supply for logic and I/O pins.	
8	GND	-	Power	Ground reference for logic and I/O pins.	
9	OSC0	I	Analog	Oscillator crystal input or an external clock reference input.	
10	OSC1	0	Analog	Oscillator crystal output.	
11	PA0	I/O	TTL	GPIO port A bit 0.	
	U0Rx	I	TTL	UART0 receive data input.	
12	PA1	I/O	TTL	GPIO port A bit 1.	
	U0Tx	0	TTL	UART0 transmit data output.	
13	PA2	I/O	TTL	GPIO port A bit 2.	
	SSICIk	k I/O		SSI clock reference (input when in slave mode and output in master mode).	

www.DataSheet4 Table 16-1. Signals by Pin Number (Sheet 1 of 2)

	Pin Number	Signal Name	Pin Type	Buffer Type	Description	
	14	PA3	I/O	TTL	GPIO port A bit 3.	
		SSIFss	I/O	TTL	SSI frame enable (input for an SSI slave device and output for an SSI master device).	
	15	PA4	I/O	TTL	GPIO port A bit 4.	
		SSIRx	Ι	TTL	SSI receive data input.	
	16	PA5	I/O	TTL	GPIO port A bit 5.	
Sheet4		SSITx	0	TTL	SSI transmit data output.	
	17	VDD	-	Power	Positive supply for logic and I/O pins.	
	18	GND	-	Power	Ground reference for logic and I/O pins.	
	19	PB0	I/O	TTL	GPIO port B bit 0.	
		CCP0	I/O	TTL	Timer 0 capture input, compare output, or PWM output port 0.	
	20	PB1	I/O	TTL	GPIO port B bit 1.	
		32KHz	I	TTL	Timer clock reference input for real-time clock operation.	
	21	GND	-	Power	Ground reference for logic and I/O pins.	
	22	VDD	-	Power	Positive supply for logic and I/O pins.	
	23	PB2	I/O	TTL	GPIO port B bit 2.	
		I2CSCL	I/O	OD	I <sup>2</sup> C serial clock.	
	24	PB3	I/O	TTL	GPIO port B bit 3.	
		I2CSDA	I/O	OD	I <sup>2</sup> C serial data.	
	25	PC3	I/O	TTL	GPIO port C bit 3.	
		TDO	0	TTL	JTAG scan test output.	
		SWO	0	TTL	Serial-wire output.	
	26	PC2	I/O	TTL	GPIO port C bit 2.	
		TDI	Ι	TTL	JTAG scan data input.	
	27	PC1	I/O	TTL	GPIO port C bit 1.	
		TMS	I	TTL	JTAG mode select input.	
		SWDIO	I/O	TTL	Serial-wire debug input/output.	
	28	PC0	I/O	TTL	GPIO port C bit 0.	
		ТСК	I	TTL	JTAG scan clock reference input.	
		SWCLK	Ι	TTL	Serial-wire clock reference input.	

Table 16-1. Signals by Pin Number (Sheet 2 of 2	able 16-1.	s by Pin Number (Sheet 2 of 2)
-------------------------------------------------	------------	--------------------------------

Signal Name	Pin Number	Pin Type	Buffer Type	Description	
32KHz	20	I	TTL	Timer clock reference input for real-time clock operation.	
C0+	2	2 I Analog Analog		Analog comparator 0 positive reference input.	
C0-	4	I	Analog	Analog comparator 0 negative reference input.	
C0o	3	0	TTL	Analog comparator 0 output.	
CCP0	19	I/O	TTL	Timer 0 capture input, compare output, or PWM output port 0.	
CCP1	2	I/O	TTL	Timer 0 capture input, compare output, or PWM output port 1.	
GND	8	-	Power	Ground reference for logic and I/O pins.	
GND	18	-	Power	Ground reference for logic and I/O pins.	
GND	21	-	Power	Ground reference for logic and I/O pins.	
I2CSCL	23	I/O	OD	I <sup>2</sup> C serial clock.	
I2CSDA	24	I/O	OD	I <sup>2</sup> C serial data.	
LDO	6	-	Power	The low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu F$ or greater.	
OSC0	9	I	Analog	Oscillator crystal input or an external clock reference input.	
OSC1	10	0	Analog	Oscillator crystal output.	
PA0	11	I/O	TTL	GPIO port A bit 0.	
PA1	12	I/O	TTL	GPIO port A bit 1.	
PA2	13	I/O	TTL	GPIO port A bit 2.	
PA3	14	I/O	TTL	GPIO port A bit 3.	
PA4	15	I/O	TTL	GPIO port A bit 4.	
PA5	16	I/O	TTL	GPIO port A bit 5.	
PB0	19	I/O	TTL	GPIO port B bit 0.	
PB1	20	I/O	TTL	GPIO port B bit 1.	
PB2	23	I/O	TTL	GPIO port B bit 2.	
PB3	24	I/O	TTL	GPIO port B bit 3.	
PB4	4	I/O	TTL	GPIO port B bit 4.	
PB5	3	I/O	TTL	GPIO port B bit 5.	
PB6	2	I/O	TTL	GPIO port B bit 6.	
PB7	1	I/O	TTL	GPIO port B bit 7.	

 Table 16-2.
 Signals by Signal Name (Sheet 1 of 2)

	Signal Name	Pin Number	Pin Type	Buffer Type	Description
	PC0	28	I/O	TTL	GPIO port C bit 0.
	PC1	27	I/O	TTL	GPIO port C bit 1.
	PC2	26	I/O	TTL	GPIO port C bit 2.
	PC3	25	I/O	TTL	GPIO port C bit 3.
	RST	5	Ι	TTL	System reset input.
heet4	SSICIk	13	I/O	TTL	SSI clock reference (input when in slave mode and output in master mode).
	SSIFss	14	I/O	TTL	SSI frame enable (input for an SSI slave device and output for an SSI master device).
	SSIRx	15	Ι	TTL	SSI receive data input.
	SSITx	16	0	TTL	SSI transmit data output.
	SWCLK	28	Ι	TTL	Serial-wire clock reference input.
	SWDIO	27	I/O	TTL	Serial-wire debug input/output.
	SWO	25	0	TTL	Serial-wire output.
	тск	28	Ι	TTL	JTAG scan clock reference input.
	TDI	26	Ι	TTL	JTAG scan data input.
	TDO	25	0	TTL	JTAG scan test output.
	TMS	27	Ι	TTL	JTAG mode select input.
	TRST	1	Ι	TTL	JTAG TAP reset input.
	U0Rx	11	Ι	TTL	UART0 receive data input.
	U0Tx	12	0	TTL	UART0 transmit data output.
	VDD	7	-	Power	Positive supply for logic and I/O pins.
	VDD	17	-	Power	Positive supply for logic and I/O pins.
	VDD	22	-	Power	Positive supply for logic and I/O pins.

Table 16-2.	Signals by Signal	Name (Sheet 2 of 2)
-------------	-------------------	---------------------

311

Function	Signal Name	Pin Number	Pin Type	Buffer Type	Description
Analog Comparator	C0+	2	I	Analog	Analog comparator 0 positive reference input.
	C0-	4	I	Analog	Analog comparator 0 negative reference input.
	C0o	3	0	TTL	Analog comparator 0 output.
General-Purpose Timers	32KHz	20	I	TTL	Timer clock reference input for real-time clock operation.
	CCP0	19	I/O	TTL	Timer 0 capture input, compare output, or PWM output port 0.
	CCP1	2	I/O	TTL	Timer 0 capture input, compare output, or PWM output port 1.
I2C	I2CSCL	23	I/O	OD	I <sup>2</sup> C serial clock.
	I2CSDA	24	I/O	OD	I <sup>2</sup> C serial data.
JTAG/SWD/SWO	SWCLK	28	I	TTL	Serial wire clock reference input.
	SWDIO	27	I/O	TTL	Serial-wire debug input/output.
	SWO	25	0	TTL	Serial-wire output.
	ТСК	28	I	TTL	JTAG scan clock reference input.
	TDI	26	I	TTL	JTAG scan data input.
	TDO	25	0	TTL	JTAG scan test output.
	TMS	27	I	TTL	JTAG mode select input.
	TRST	1	I	TTL	JTAG TAP reset input.
Power	GND	8	-	Power	Ground reference for logic and I/O pins.
	GND	18	-	Power	Ground reference for logic and I/O pins.
	GND	21	-	Power	Ground reference for logic and I/O pins.
	LDO	6	-	Power	The low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 µF or great
	VDD	7	-	Power	Positive supply for logic and I/O pins.
	VDD	17	-	Power	Positive supply for logic and I/O pins.
	VDD	22	-	Power	Positive supply for logic and I/O pins.

	Function	Signal Name	Pin Number	Pin Type	Buffer Type	Description
	SSI	SSICIk	13	I/O	TTL	SSI clock reference (input when in slave mode and output in master mode).
		SSIFss	14	I/O	TTL	SSI frame enable (input for an SSI slave device and output for an SSI master device).
		SSIRx	15	Ι	TTL	SSI receive data input.
		SSITx	16	0	TTL	SSI transmit data output.
heet4	System Control & Clocks	OSC0	9	Ι	Analog	Oscillator crystal input or an external clock reference input.
		OSC1	10	0	Analog	Oscillator crystal output.
		RST	5	Ι	TTL	System reset input.
	UART	U0Rx	11	I	TTL	UART0 receive data input.
		U0Tx	12	0	TTL	UART0 transmit data output.

Table 16-3. Signals by Function, Except for GPIO (Sheet 2 of 2)

#### Table 16-4. GPIO Pins and Alternate Functions (Sheet 1 of 2)

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PA0	11	U0Rx	
PA1	12	U0Tx	
PA2	13	SSICIk	
PA3	14	SSIFss	
PA4	15	SSIRx	
PA5	16	SSITx	
PB0	19	CCP0	
PB1	20	32KHz	
PB2	23	I2CSCL	
PB3	24	I2CSDA	
PB4	4	C0-	
PB5	3	C0o	
PB6	2	C0+	CCP1
PB7	1	TRST	
PC0	28	тск	SWCLK

313

Table 16-4.	GPIO Pins and Alternate Functions (Sheet 2 of 2)
-------------	--------------------------------------------------

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PC1	27	TMS	SWDIO
PC2	26	TDI	
PC3	25	TDO	SWO

/ww.DataSheet4U.com

#### 17 **Operating Characteristics**

Table 17-1.	Temperature	Characteristics
-------------	-------------	-----------------

Characteristic	Symbol	Value	Unit
Operating temperature range <sup>a</sup>	T <sub>A</sub>	-40 to +85 for industrial	°C

a. Maximum storage temperature is 150°C.

#### Table 17-2. Thermal Characteristics www.DataSheet4U.com

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) <sup>a</sup>	θ <sub>JA</sub>	74	°C/W
Average junction temperature <sup>b</sup>	TJ	$T_{A} + (P_{AVG} \bullet \theta_{JA})$	°C
Maximum junction temperature	T <sub>JMAX</sub>	pending <sup>c</sup>	°C

a. Junction to ambient thermal resistance  $\theta_{JA}$  numbers are determined by a package simulator. b. Power dissipation is a function of temperature.

c. Pending characterization completion.

# **18 Electrical Characteristics**

### **18.1 DC Characteristics**

### 18.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

#### Table 18-1. Maximum Ratings

#### ww.DataSheet4U.com

Characteristic <sup>a</sup>	Symbol	Value	Unit
Supply voltage range (V <sub>DD</sub> )	V <sub>DD</sub>	0.0 to +3.6	V
Input voltage	V <sub>IN</sub>	-0.3 to 5.5	V
Maximum current for pins, excluding pins operating as GPIOs	I	100	mA
Maximum current for GPIO pins	I	100	mA

a. Voltages are measured with respect to GND.

**Important:** This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V<sub>DD</sub>).

### 18.1.2 Recommended DC Operating Conditions

#### Table 18-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Мах	Unit
V <sub>DD</sub>	Supply voltage	3.0	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage	2.0	-	5.0	V
V <sub>IL</sub>	Low-level input voltage	-0.3	-	1.3	V
V <sub>SIH</sub>	High-level input voltage for Schottky inputs	0.8 * V <sub>DD</sub>	-	V <sub>DD</sub>	V
V <sub>SIL</sub>	Low-level input voltage for Schottky inputs	0	-	0.2 * V <sub>DD</sub>	V
V <sub>OH</sub>	High-level output voltage	2.4	-	-	V
V <sub>OL</sub>	Low-level output voltage	-	-	0.4	V

Parameter	Parameter Name	Min	Nom	Мах	Unit
I <sub>OH</sub>	High-level source current, V <sub>OH</sub> =2.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA
I <sub>OL</sub>	Low-level sink current, $V_{OL}$ =0.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA

### Table 18-2. Recommended DC Operating Conditions (Continued)

/ww.DataSheet4U.com

### 18.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>LDOOUT</sub>	Programmable internal (logic) power supply output value	2.25	-	2.75	V
	Output voltage accuracy	-	2%	-	%
t <sub>PON</sub>	Power-on time	-	-	100	μs
t <sub>ON</sub>	Time on	-	-	200	μs
t <sub>OFF</sub>	Time off	-	-	100	μs
V <sub>STEP</sub>	Step programming incremental voltage	-	50	-	mV
C <sub>LDO</sub>	External filter capacitor size for internal power supply	-	1	-	μF

Table 18-3.	LDO Regulator	Characteristics
-------------	---------------	-----------------

### 18.1.4 Power Specifications

The power measurements specified in Table 18-4 are run on the core processor using SRAM with the following specifications:

- V<sub>DD</sub>=3.3 V
- LDO=2.5
- Temperature=25°C
- System Clock=20 MHz (with PLL)
- Code while (1) { } executed from SRAM with no active peripherals

#### DataSheet4U.com Table 18-4. Power Specifications

Parameter	Parameter Name	Min	Nom	Max	Unit
I <sub>DD_RUN</sub>	Run mode	-	35 <sup>a</sup>	pending <sup>a</sup>	mA
I <sub>DD_SLEEP</sub>	Sleep mode	-	pending <sup>a</sup>	pending <sup>a</sup>	μΑ
I <sub>DD_DEEPSLEEP</sub>	Deep-Sleep mode	-	pending <sup>a</sup>	pending <sup>a</sup>	μA

a. Pending characterization completion.

### **18.1.5** Flash Memory Characteristics

#### Table 18-5. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE <sub>CYC</sub>	Number of guaranteed program/erase cycles <sup>a</sup> before failure	10,000	-	-	cycles
T <sub>RET</sub>	Data retention at average operating temperature of 85°C	10	-	-	years
T <sub>PROG</sub>	Word program time	20	-	-	μs
T <sub>ERASE</sub>	Page erase time	20	-	-	ms
T <sub>ME</sub>	Mass erase time	200	-	-	ms


a. A program/erase cycle is defined as switching the bits from  $1 \rightarrow 0 \rightarrow 1$ .

### **18.2** AC Characteristics

### 18.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

#### Figure 18-1. Load Conditions



ww.DataSheet4U.com

### 18.2.2 Clocks

#### Table 18-6. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
f <sub>REF_CRYSTAL</sub>	Crystal reference <sup>a</sup>	3.579545	-	8.192	MHz
f <sub>REF_EXT</sub>	External clock reference <sup>a</sup>	3.579545	-	8.192	MHz
f <sub>PLL</sub>	PLL frequency <sup>b</sup>	-	200	-	MHz
T <sub>READY</sub>	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the **Run-Mode Clock** Configuration (RCC) register (see page 74).

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

#### Table 18-7. Clock Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
f <sub>IOSC</sub>	Internal oscillator frequency	7	15	22	MHz
f <sub>MOSC</sub>	Main oscillator frequency	1	-	8	MHz
t <sub>MOSC_PER</sub>	Main oscillator period	125	-	1000	ns
f <sub>REF_CRYSTAL_BYPASS</sub>	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f <sub>REF_EXT_BYPASS</sub>	External clock reference (PLL in BYPASS mode)	0	-	20	MHz
fsystem_clock	System clock	0	-	20	MHz

### 18.2.3 Analog Comparator

 Table 18-8.
 Analog Comparator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>OS</sub>	Input offset voltage	-	± 10	± 25	mV
V <sub>CM</sub>	Input common mode voltage range	0	-	V <sub>DD</sub> -1.5	V
C <sub>MRR</sub>	Common mode rejection ratio	50	-	-	dB
T <sub>RT</sub>	Response time	-	-	1	μs
T <sub>MC</sub>	Comparator mode change to Output Valid	-	-	10	μs

#### Table 18-9. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
R <sub>HR</sub>	Resolution high range	-	V <sub>DD</sub> /32	-	LSB
R <sub>LR</sub>	Resolution low range	-	V <sub>DD</sub> /24	-	LSB
A <sub>HR</sub>	Absolute accuracy high range	-	-	± 1/2	LSB
A <sub>LR</sub>	Absolute accuracy low range	-	-	± 1/4	LSB

### 18.2.4 I<sup>2</sup>C

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
l1 <sup>a</sup>	t <sub>SCH</sub>	Start condition hold time	36	-	-	system clocks
l2 <sup>a</sup>	t <sub>LP</sub>	Clock Low period	36	-	-	system clocks
I3 <sup>b</sup>	t <sub>SRT</sub>	I2CSCL/I2CSDA rise time ( $V_{IL}$ =0.5 V to $V_{IH}$ =2.4 V)	-	-	(see note b)	ns
14 <sup>a</sup>	t <sub>DH</sub>	Data hold time	2	-	-	system clocks
I5 <sup>c</sup>	t <sub>SFT</sub>	I2CSCL/I2CSDA fall time (V <sub>IH</sub> =2.4 V to V <sub>IL</sub> =0.5 V)	-	9	10	ns
l6 <sup>a</sup>	t <sub>HT</sub>	Clock High time	24	-	-	system clocks
I7 <sup>a</sup>	t <sub>DS</sub>	Data setup time	18	-	-	system clocks


Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
l8 <sup>a</sup>	t <sub>SCSR</sub>	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
19 <sup>a</sup>	t <sub>SCS</sub>	Stop condition setup time	24	-	-	system clocks


 Table 18-10.
 I<sup>2</sup>C Characteristics (Continued)

a. Values depend on the value programmed into the TPR bit in the I<sup>2</sup>C Master Timer Period (I2CMTPR) register (see page 282); a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I<sup>2</sup>C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are www.DataSheet4U.cominimum values.

b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.

c. Specified at a nominal 50 pF load.







### 18.2.5 Synchronous Serial Interface (SSI)

Table 18-11.	SSI Characteristics

Parameter No.	Parameter	rameter Parameter Name		Nom	Мах	Unit
S1	<sup>t</sup> CLK_PER	SSIC1k cycle time	2	-	65024	system clocks
S2	t <sub>CLK_HIGH</sub>	SSIClk high time	-	1/2	-	t <sub>CLK_PER</sub>
S3	t <sub>CLK_LOW</sub>	SSIClk low time	-	1/2	-	t <sub>CLK_PER</sub>
S4	t <sub>CLKRF</sub>	SSIClk rise/fall time	-	7.4	26	ns
S5	t <sub>DMD</sub>	Data from master valid delay time	0	-	20	ns
S6	t <sub>DMS</sub>	Data from master setup time	20	-	-	ns
S7	t <sub>DMH</sub>	Data from master hold time	40	-	-	ns
S8	t <sub>DSS</sub>	Data from slave setup time	20	-	-	ns
S9	t <sub>DSH</sub>	Data from slave hold time	40	-	-	ns


### Figure 18-3. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement












323


### 18.2.6 JTAG and Boundary Scan


#### Table 18-12. JTAG Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
J1	f <sub>TCK</sub>	TCK operational clock frequency	0	-	10	MHz
J2	t <sub>TCK</sub>	TCK operational clock period	100	-	-	ns
J3	t <sub>TCK_LOW</sub>	TCK clock Low time	-	½ t <sub>TCK</sub>	-	ns
J4	t <sub>TCK_HIGH</sub>	TCK clock High time	-	½ t <sub>TCK</sub>	-	ns
l.com <b>J5</b>	t <sub>TCK_R</sub>	TCK rise time	0	-	10	ns
J6	t <sub>TCK_F</sub>	TCK fall time	0	-	10	ns
J7	t <sub>TMS_SU</sub>	TMS setup time to TCK rise	20	-	-	ns
J8	t <sub>TMS_HLD</sub>	TMS hold time from TCK rise	20	-	-	ns
<b>J</b> 9	t <sub>TDI_SU</sub>	TDI setup time to TCK rise	25	-	-	ns
J10	t <sub>TDI_HLD</sub>	TDI hold time from TCK rise	25	-	-	ns
J11		2-mA drive	-	23	35	ns
100_201	Data Valid from High-Z	4-mA drive		15	26	ns
		8-mA drive		14	25	ns
		8-mA drive with slew rate control	_	18	29	ns
J12	TCK fall to	2-mA drive	-	21	35	ns
t <sub>TDO_DV</sub>	Data Valid from Data	4-mA drive	_	14	25	ns
	Valid	8-mA drive	_	13	24	ns
		8-mA drive with slew rate control	_	18	28	ns
J13	TCK fall to	2-mA drive	-	9	11	ns
t <sub>TDO_DVZ</sub> I	High-Z from Data Valid	4-mA drive	_	7	9	ns
		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t <sub>TRST</sub>	TRST assertion time	100	-	-	ns
J15	t <sub>TRST_SU</sub>	TRST setup time to TCK rise	10	-	-	ns


Figure 18-6. JTAG Test Clock Input Timing







### Figure 18-8. JTAG TRST Timing



### 18.2.7 General-Purpose I/O

#### Table 18-13. GPIO Characteristics<sup>a</sup>

Parameter	Parameter Name	Condition	Min	Nom	Мах	Unit
t <sub>GPIOR</sub>	GPO Rise Time	2-mA drive	-	17	26	ns
	(from 20% to 80% of V <sub>DD</sub> )	4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t <sub>GPIOF</sub>	GPO Fall Time	2-mA drive	-	17	25	ns
4U.com	(from 80% to 20% of V <sub>DD</sub> )	4-mA drive		8	12	ns
		8-mA drive		6	10	ns
		8-mA drive with slew rate control	1	11	13	ns


a. All GPIOs are 5 V-tolerant.

#### 18.2.8 Reset


#### Table 18-14. Reset Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	V <sub>TH</sub>	Reset threshold	-	2.0	-	V
R2	V <sub>BTH</sub>	Brown-Out threshold	2.85	2.9	2.95	V
R3	T <sub>POR</sub>	Power-On Reset timeout	-	10	-	ms
R4	T <sub>BOR</sub>	Brown-Out timeout	-	500	-	μs
R5	T <sub>IRPOR</sub>	Internal reset timeout after POR	15	-	30	ms
R6	T <sub>IRBOR</sub>	Internal reset timeout after BOR <sup>a</sup>	2.5	-	20	μs
R7	T <sub>IRHWR</sub>	Internal reset timeout after hardware reset (RST pin)	15	-	30	ms
R8	T <sub>IRSWR</sub>	Internal reset timeout after software-initiated system reset <sup>a</sup>	2.5	-	20	μs
R9	T <sub>IRWDR</sub>	Internal reset timeout after watchdog reset <sup>a</sup>	2.5	-	20	μs
R10	T <sub>IRLDOR</sub>	Internal reset timeout after LDO reseta	2.5	-	20	μs
R11	T <sub>VDDRISE</sub>	Supply voltage (V <sub>DD</sub> ) rise time (0V-3.3V)			100	ms

a. 20 \* t<sub>MOSC\_PER</sub>




### Figure 18-13. Watchdog Reset Timing




# **19** Package Information

### Figure 19-1. 28-Pin SOIC Package



ww.DataSheet4U.com



#### NOTES:

- Dimension "D" does not include mold flash, protrusions, or gate burrs. MOld flash, protrusions, and gate burrs shall not exceed .006" (0.15mm) per side.
- 2. Dimension "E" does not include inter-lead flash or protrusions. Interlead flash and protrusion shall not exceed ".010" (0.25 mm) per side.
- 3. "L" is the length of terminal for soldering to a substrate.
- 4. "N" is the number of terminal positions.
- 5. Terminal numbers are shown for reference only.
- The lead width "b", as measured .014" (0.36 mm) or greater above the seating plane, shall not exceed a maximum value of .024" (0.61 mm).
- 7. Reference drawing JEDEC MS013, Variation AE.

SYMBOL	DIMENSIC	ON IN INCH	DIMENSION IN MM		
STWBOL	MIN	MAX	MIN	MAX	
A	.093	.014	2.35	2.65	
A1	.004	.012	0.10	0.30	
В	.013	.020	0.33	0.51	
С	.009	.013	0.23	.032	
D	.696	.713	17.70	18.10	
E	.291	.299	7.40	7.60	
е	0.50	BSC	1.27	BSC	
Н	.394	.419	10.00	10.65	
h	.010	.029	0.25	0.75	
L	.016	.050	0.40	1.27	
S	.021	.031	0.533	.0787	
α	0°	8°	0°	8°	

# Appendix A. Serial Flash Loader

The Stellaris serial flash loader is used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

### A.1 Interfaces

w.DataSheet4U.com

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

### A.1.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris device.

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2\*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2\*(20/115200) or 0.35ms.

### A.1.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See the section on SSI formats for more details on this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

### A.2 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same

format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

### A.2.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
    unsigned char ucSize;
    unsigned char ucCheckSum;
    unsigned char Data[];
};
```

w.DataSheet4U.com

ucSize – The first byte received holds the total size of the transfer including the size and checksum bytes.

ucChecksum – This holds a simple checksum of the bytes in the data buffer only. The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].

Data – This is the raw data intended for the device, which is formatted in some form of command interface. There should be ucSize - 2 bytes of data provided in this buffer to or from the device.

#### A.2.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once, the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the commands that interact with the flash.

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet were valid, just that the packet was received correctly.

#### A.2.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

### A.3 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

### A.3.1 COMMAND\_PING (0x20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

Byte[0] = 0x03; Byte[1] = checksum(Byte[2]); Byte[2] = COMMAND\_PING;

The ping command has 3 bytes and the value for COMMAND\_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

### A.3.2 COMMAND\_GET\_STATUS (0x23)

.DataSheet4U.com

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

Byte[0] = 0x03 Byte[1] = checksum(Byte[2]) Byte[2] = COMMAND\_GET\_STATUS

### A.3.3 COMMAND\_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND\_SEND\_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND\_GET\_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11

Byte[1] = checksum(Bytes[2:10])

Byte[2] = COMMAND_DOWNLOAD

Byte[3] = Program Address [31:24]

Byte[4] = Program Address [23:16]

Byte[5] = Program Address [15:8]

Byte[6] = Program Address [7:0]

Byte[7] = Program Size [31:24]

Byte[8] = Program Size [23:16]

Byte[9] = Program Size [15:8]

Byte[10] = Program Size [7:0]
```

### A.3.4 COMMAND\_SEND\_DATA (0x24)

This command should only follow a COMMAND\_DOWNLOAD command or another COMMAND\_SEND\_DATA command if more data is needed. Consecutive send data commands

automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND\_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND\_GET\_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current

Byte[0] = 11 Byte[1] = checksum(Bytes[2:10]) Byte[2] = COMMAND\_SEND\_DATA Byte[3] = Data[0] Byte[4] = Data[1] Byte[5] = Data[2] Byte[6] = Data[2] Byte[6] = Data[3] Byte[7] = Data[4] Byte[8] = Data[5] Byte[9] = Data[6] Byte[10] = Data[7]

address to allow retransmission of the previous data.

w.DataSheet4U.com

### A.3.5 COMMAND\_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

Byte[0]	=	7
Byte[1]	=	checksum(Bytes[2:6])
Byte[2]	=	COMMAND_RUN
Byte[3]	=	Execute Address[31:24]
Byte[4]	=	Execute Address[23:16]
Byte[5]	=	Execute Address[15:8]
Byte[6]	=	Execute Address[7:0]

### A.3.6 COMMAND\_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND\_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

```
Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET
```

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

# **Ordering and Contact Information**

## **Ordering Information**

	Order Number	Features															
ataSheet4		Flash (KB)	SRAM (KB)	GPIOS <sup>a</sup>	Timers <sup>b</sup>	ADC						PWM <sup>c</sup>					
						Samples Per Second	# of 10-Bit Channels	UART(s)	SSI	I <sup>2</sup> C	Analog Comparator(s)	PWM Pins	CCP Pins	QEI	Operating Temperature <sup>d</sup>	Package <sup>e</sup>	Speed (Clock Frequency in MHz)
	LM3S102-IRN20 LM3S102-IRN20(T) <sup>f</sup>	8	2	0 to 18	2	-	-	1	V	V	1	-	2	-	I	RN	20

a. Minimum is number of pins dedicated to GPIO; additional pins are available if certain peripherals are not used. See data sheet for details.

b. One timer available as RTC.

c. PWM motion control functionality can be achieved through dedicated motion control hardware (using the PWM pins) or through the motion control factures of the general purpose times (using the CCP pins). See data check for details


the motion control features of the general-purpose timers (using the CCP pins). See data sheet for details. d. I=Industrial (-40 to 85°C).

e. RN=28-pin RoHS-compliant SOIC.

f. T=Tape and Reel.

## **Development Kit**

The Luminary Micro Stellaris<sup>™</sup> Family Development Kit provides the hardware and software tools that engineers need to begin development quickly. Ask your Luminary Micro distributor for part number DK-LM3S102. See the Luminary Micro website for the latest tools available.



## **Company Information**

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3 based microcontrollers for use in embedded applications within the industrial, commercial, and consumer markets. Luminary Micro is ARM's lead partner in the implementation of the Cortex-M3 core. Please contact us if you are interested in obtaining further information about our company or our products.

Luminary Micro, Inc. 2499 South Capital of Texas Hwy, Suite A-100 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

## Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3

ww.DataSheet4U.com