

# LM3S1150 Microcontroller

**DATA SHEET** 

# **Legal Disclaimers and Trademark Information**

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007 Luminary Micro, Inc. All rights reserved. Stellaris is a registered trademark and Luminary Micro and the Luminary Micro logo are trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com







LUMINARYMICRO™

# **Table of Contents**

		This Document	
		ce	_
		This Manual	
		d Documents	
	Docum	entation Conventions	18
	1	Overview	20
	1.1	Product Features	
	1.2	Target Applications	
	1.3	High-Level Block Diagram	
t4	4 <b>1.4</b> 0m	Functional Overview	
	1.4.1	ARM Cortex™-M3	
	1.4.2	Motor Control Peripherals	
	1.4.3	Serial Communications Peripherals	
	1.4.4	System Peripherals	
	1.4.5	Memory Peripherals	
	1.4.6	Additional Features	
	1.4.7	Hardware Details	
	2	Cortex-M3 Core	
	2.1	Block Diagram	
	2.2	Functional Description	
	2.2.1	Serial Wire and JTAG Debug	
	2.2.2	Embedded Trace Macrocell (ETM)	
	2.2.3	Trace Port Interface Unit (TPIU)	
	2.2.4	ROM Table	
	2.2.5	Memory Protection Unit (MPU)	
	2.2.6	Nested Vectored Interrupt Controller (NVIC)	
	3	Memory Map	39
	4	Interrupts	41
	5	JTAG	44
	5.1	Block Diagram	
	5.2	Functional Description	
	5.2.1	JTAG Interface Pins	
	5.2.2	JTAG TAP Controller	
	5.2.3	Shift Registers	
	5.2.4	Operational Considerations	
	5.3	Initialization and Configuration	51
	5.4	Register Descriptions	<b>5</b> 1
		register bescriptions	IJΙ
	5.4.1	Instruction Register (IR)	
	5.4.1 5.4.2	· · · · · · · · · · · · · · · · · · ·	51
		Instruction Register (IR)	51 53
	5.4.2	Instruction Register (IR)	51 53 <b>55</b>
	5.4.2 <b>6</b>	Instruction Register (IR)	51 53 <b>55</b> 55
	5.4.2 <b>6</b> 6.1	Instruction Register (IR)  Data Registers  System Control  Functional Description	51 53 <b>55</b> 55 55
	5.4.2 <b>6</b> 6.1 6.1.1	Instruction Register (IR) Data Registers  System Control  Functional Description  Device Identification	51 53 55 55 55

6.1.4	Clock Control	58
6.1.5	System Control	60
6.2	Initialization and Configuration	61
6.3	Register Map	61
6.4	Register Descriptions	62
7	Hibernation Module	. 113
7.1	Block Diagram	114
7.2	Functional Description	114
7.2.1	Register Access Timing	114
7.2.2	Clock Source	115
7.2.3	Battery Management	
7.2.4	Real-Time Clock	
7.2.5	Non-Volatile Memory	
7.2.6	Power Control	
7.2.7	Interrupts and Status	
7.3	Initialization and Configuration	
7.3.1	Initialization	
7.3.2	RTC Match Functionality (No Hibernation)	
7.3.3	RTC Match/Wake-Up from Hibernation	
7.3.4	External Wake-Up from Hibernation	
7.3.5	RTC/External Wake-Up from Hibernation	
7.4	Register Map	
7.5	Register Descriptions	
8	Internal Memory	
8.1	Block Diagram	
8.2	Functional Description	
8.2.1	SRAM Memory	
8.2.2	Flash Memory	
8.3	Flash Memory Initialization and Configuration	
8.3.1	Flash Programming	
8.3.2	Nonvolatile Register Programming	
8.4 8.5	Register Map Flash Control Offset	
8.6	System Control Offset	
9	GPIO	
9.1	Function Description	
9.1.1	Data Control	
9.1.2 9.1.3	Interrupt Control	
9.1.3	Mode Control	
9.1.4	Commit Control	
9.1.5	Identification	
9.1.0	Initialization and Configuration	
9.3	Register Map	
9.4	Register Descriptions	
	·	
10 1	Timers	
10.1	Block Diagram	190

10.2	Functional Description	196
10.2.1	GPTM Reset Conditions	196
10.2.2	32-Bit Timer Operating Modes	196
10.2.3	16-Bit Timer Operating Modes	198
10.3	Initialization and Configuration	202
10.3.1	32-Bit One-Shot/Periodic Timer Mode	202
10.3.2	32-Bit Real-Time Clock (RTC) Mode	203
10.3.3	16-Bit One-Shot/Periodic Timer Mode	
10.3.4	16-Bit Input Edge Count Mode	
10.3.5	16-Bit Input Edge Timing Mode	
10.3.6	16-Bit PWM Mode	
10.4	Register Map	
10.5	Register Descriptions	
11	Watchdog Timer	228
11.1	Block Diagram	228
11.2	Functional Description	228
11.3	Initialization and Configuration	229
11.4	Register Map	229
11.5	Register Descriptions	230
12	UART	251
12.1	Block Diagram	
12.2	Functional Description	
12.2.1	Transmit/Receive Logic	
12.2.2	Baud-Rate Generation	
12.2.3	Data Transmission	
12.2.4	Serial IR (SIR)	254
12.2.5	FIFO Operation	255
12.2.6	Interrupts	255
12.2.7	Loopback Operation	256
12.2.8	IrDA SIR block	256
12.3	Initialization and Configuration	256
12.4	Register Map	257
12.5	Register Descriptions	258
13	SSI	291
13.1	Block Diagram	291
13.2	Functional Description	292
13.2.1	Bit Rate Generation	292
13.2.2	FIFO Operation	292
13.2.3	Interrupts	292
13.2.4	Frame Formats	293
13.3	Initialization and Configuration	300
13.4	Register Map	301
13.5	Register Descriptions	302
14	Inter-Integrated Circuit (I <sup>2</sup> C) Interface	326
14.1	Block Diagram	
14.2	Functional Description	
14 2 1	^	327

14.2.2	Available Speed Modes	329
14.2.3	Interrupts	330
14.2.4	Loopback Operation	330
14.2.5	Command Sequence Flow Charts	331
14.3	Initialization and Configuration	337
14.4	I <sup>2</sup> C Register Map	338
14.5	I <sup>2</sup> C Master	339
14.6	I <sup>2</sup> C Slave	352
15	Analog Comparators	361
15.1	Block Diagram	
15.2	Functional Description	
15.2.1	Internal Reference Programming	
15.3	Initialization and Configuration	
15.4	Register Map	
15.5	Register Descriptions	
	PWM	
<b>16</b> 16.1	Block Diagram	
16.1 16.2	Functional Description	
16.2.1	PWM Timer	
16.2.2	PWM Comparators	
16.2.2	PWM Signal Generator	
16.2.4	Dead-Band Generator	
16.2.5	Interrupt Selector	
16.2.6	Synchronization Methods	
16.2.7	Fault Conditions	
16.2.8	Output Control Block	
16.2.6	Initialization and Configuration	
16.4	Register Map	
16.5	Register Descriptions	
17	QEI	
17.1	Block Diagram	
17.2	Functional Description	
17.3	Initialization and Configuration	
17.4	Register Map	
17.5	Register Descriptions	
18	Pin Diagram	422
19	Signal Tables	423
20	Operating Characteristics	437
21	Electrical Characteristics	438
21.1	DC Characteristics	438
21.1.1	Maximum Ratings	438
21.1.2	Recommended DC Operating Conditions	438
21.1.3	On-Chip Low Drop-Out (LDO) Regulator Characteristics	439
21.1.4	Power Specifications	439
21.1.5	Flash Memory Characteristics	439
21.2	AC Characteristics	440

21.2.1	Load Conditions	440
21.2.2	Clocks	440
	Analog Comparator	
	I <sup>2</sup> C	
21.2.5	Hibernation Module	442
21.2.6	Synchronous Serial Interface (SSI)	443
21.2.7	JTAG and Boundary Scan	444
21.2.8	General-Purpose I/O	445
21.2.9	Reset	446
22	Package Information	448
23	Ordering Information	
23 <sub>0</sub> 1 <sub>n</sub>	Ordering Information	
23.2	Company Information	
23.3	Support Information	450
Α	Serial Flash Loader	451
A.1	Serial Flash Loader	451
A.2	Interfaces	451
A.2.1	UART	451
A.2.2	SSI	451
A.3	Packet Handling	452
A.3.1	Packet Format	452
A.3.2	Sending Packets	
A.3.3	Receiving Packets	
A.4	Commands	
A.4.1	COMMAND_PING (0X20)	
A.4.2	COMMAND_GET_STATUS (0x23)	
A.4.3	COMMAND_DOWNLOAD (0x21)	
A.4.4	COMMAND_SEND_DATA (0x24)	
A.4.5	COMMAND_RUN (0x22)	
A.4.6	COMMAND_RESET (0x25)	454
В	Register Quick Reference	456

# **List of Figures**

Figure 1-1.	Stellaris® Fury-class High-Level Block Diagram	26
Figure 2-1.	CPU Block Diagram	34
Figure 2-2.	TPIU Block Diagram	35
Figure 5-1.	JTAG Module Block Diagram	45
Figure 5-2.	Test Access Port State Machine	48
Figure 5-3.	IDCODE Register Format	53
Figure 5-4.	BYPASS Register Format	54
Figure 5-5.	Boundary Scan Register Format	54
Figure 6-1.	External Circuitry to Extend Reset	56
Figure 7-1.	Hibernation Module Block Diagram	114
Figure 8-1.	Flash Block Diagram	131
Figure 9-1.	GPIODATA Write Example	156
Figure 9-2.	GPIODATA Read Example	156
Figure 10-1.	GPTM Module Block Diagram	196
Figure 10-2.	16-Bit Input Edge Count Mode Example	200
Figure 10-3.	16-Bit Input Edge Time Mode Example	
Figure 10-4.	16-Bit PWM Mode Example	
Figure 11-1.	WDT Module Block Diagram	228
Figure 12-1.	UART Module Block Diagram	252
Figure 12-2.	UART Character Frame	
Figure 12-3.	IrDA Data Modulation	255
Figure 13-1.	SSI Module Block Diagram	291
Figure 13-2.	TI Synchronous Serial Frame Format (Single Transfer)	
Figure 13-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	
Figure 13-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	
Figure 13-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	
Figure 13-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	
Figure 13-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	297
Figure 13-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	
Figure 13-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	
•	MICROWIRE Frame Format (Single Frame)	
_	MICROWIRE Frame Format (Continuous Transfer)	
_	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	
	I <sup>2</sup> C Block Diagram	
	I <sup>2</sup> C Bus Configuration	
Figure 14-3.	START and STOP Conditions	
Figure 14-4.	Complete Data Transfer with a 7-Bit Address	
Figure 14-5.	R/S Bit in First Byte	
Figure 14-6.	Data Validity During Bit Transfer on the I <sup>2</sup> C Bus	
Figure 14-7.	Master Single SEND	
Figure 14-8.	Master Single RECEIVE	
Figure 14-9.	Master Burst SEND	
-	Master Burst RECEIVE	
	Master Burst RECEIVE after Burst SEND	
_	Master Burst SEND after Burst RECEIVE	
•	Slave Command Sequence	
1 19ule 14-13.	olave Collinatio Sequence	557

Figure 15-1.	Analog Comparator Module Block Diagram	362
Figure 15-2.	Structure of Comparator Unit	
Figure 15-3.	Comparator Internal Reference Structure	364
Figure 16-1.	PWM Module Block Diagram	374
Figure 16-2.	PWM Count-Down Mode	375
Figure 16-3.	PWM Count-Up/Down Mode	376
Figure 16-4.	PWM Generation Example In Count-Up/Down Mode	376
Figure 16-5.	PWM Dead-Band Generator	377
Figure 17-1.	QEI Block Diagram	406
Figure 17-2.	Quadrature Encoder and Velocity Predivider Operation	407
Figure 18-1.	Pin Connection Diagram	422
Figure 21-1.	Load Conditions	440
Figure 21-2.	I <sup>2</sup> C Timing	
Figure 21-3.	Hibernation Module Timing	442
Figure 21-4.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	443
Figure 21-5.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	443
Figure 21-6.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	444
Figure 21-7.	JTAG Test Clock Input Timing	
Figure 21-8.	JTAG Test Access Port (TAP) Timing	
Figure 21-9.	JTAG TRST Timing	445
Figure 21-10.	External Reset Timing (RST)	446
Figure 21-11.	Power-On Reset Timing	447
	Brown-Out Reset Timing	
Figure 21-13.	Software Reset Timing	447
	Watchdog Reset Timing	
Figure 22 <sub>-</sub> 1	100-Pin LOEP Package	118

# **List of Tables**

Table 1.	Documentation Conventions	18
Table 3-1.	Memory Map	39
Table 4-1.	Exception Types	41
Table 4-2.	Interrupts	42
Table 5-1.	JTAG Port Pins Reset State	46
Table 5-2.	JTAG Instruction Register Commands	51
Table 6-1.	System Control Register Map	61
Table 6-2.	VADJ to VOUT	66
Table 6-3.	Default Crystal Field Values and PLL Programming	74
Table 7-1.	Hibernation Module Register Map	118
Table 8-1.	Flash Protection Policy Combinations	133
Table 8-2.	Flash Resident Registers	134
Table 8-3.	Internal Memory Register Map	134
Table 9-1.	GPIO Pad Configuration Examples	158
Table 9-2.	GPIO Interrupt Configuration Example	158
Table 9-3.	GPIO Register Map	159
Table 10-1.	16-Bit Timer With Prescaler Configurations	199
Table 10-2.	Timers Register Map	205
Table 11-1.	Watchdog Timer Register Map	229
Table 12-1.	UART Register Map	257
Table 13-1.	SSI Register Map	302
Table 14-1.	Examples of I <sup>2</sup> C Master Timer Period versus Speed Mode	329
Table 14-2.	Inter-Integrated Circuit (I <sup>2</sup> C) Interface Register Map	338
Table 14-3.	Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)	
Table 15-1.	Comparator 0 Operating Modes	
Table 15-2.	Comparator 1 Operating Modes	
Table 15-3.	Comparator 2 Operating Modes	
Table 15-4.	Internal Reference Voltage and ACREFCTL Field Values	
Table 15-5.	Analog Comparators Register Map	
Table 16-1.	PWM Register Map	
Table 16-2.	PWM Generator Action Encodings	400
Table 17-1.	QEI Register Map	409
Table 19-1.	Signals by Pin Number	
Table 19-2.	Signals by Signal Name	427
Table 19-3.	Signals by Function, Except for GPIO	432
Table 19-4.	GPIO Pins and Alternate Functions	
Table 20-1.	Temperature Characteristics	437
Table 20-2.	Thermal Characteristics	437
Table 21-1.	Maximum Ratings	438
Table 21-2.	Recommended DC Operating Conditions	438
Table 21-3.	LDO Regulator Characteristics	439
Table 21-4.	Flash Memory Characteristics	
Table 21-5.	Phase Locked Loop (PLL) Characteristics	
Table 21-6.	Clock Characteristics	
Table 21-7.	Crystal Characteristics	
Table 21-8.	Analog Comparator Characteristics	441

Table 21-9.	Analog Comparator Voltage Reference Characteristics	441
Table 21-10.	I <sup>2</sup> C Characteristics	441
Table 21-11.	Hibernation Module Characteristics	442
Table 21-12.	SSI Characteristics	443
Table 21-13.	JTAG Characteristics	444
Table 21-14.	GPIO Characteristics	446
Table 21-15.	Reset Characteristics	446
Table 23-1.	Part Ordering Information	450

/ww.DataSheet4U.cor



# **List of Registers**

System Co	ntrol	55
Register 1:	Device Identification 0 (DID0), offset 0x000	63
Register 2:	Brown-Out Reset Control (PBORCTL), offset 0x030	65
Register 3:	LDO Power Control (LDOPCTL), offset 0x034	
Register 4:	Raw Interrupt Status (RIS), offset 0x050	
Register 5:	Interrupt Mask Control (IMC), offset 0x054	68
Register 6:	Masked Interrupt Status and Clear (MISC), offset 0x058	69
Register 7:	Reset Cause (RESC), offset 0x05C	
Register 8:	Run-Mode Clock Configuration (RCC), offset 0x060	71
Register 9:	XTAL to PLL Translation (PLLCFG), offset 0x064	75
Register 10:	Run-Mode Clock Configuration 2 (RCC2), offset 0x070	76
Register 11:	Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	78
Register 12:	Device Identification 1 (DID1), offset 0x004	79
Register 13:	Device Capabilities 0 (DC0), offset 0x008	81
Register 14:	Device Capabilities 1 (DC1), offset 0x010	82
Register 15:	Device Capabilities 2 (DC2), offset 0x014	84
Register 16:	Device Capabilities 3 (DC3), offset 0x018	86
Register 17:	Device Capabilities 4 (DC4), offset 0x01C	88
Register 18:	Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	89
Register 19:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	90
Register 20:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	92
Register 21:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	94
Register 22:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	97
Register 23:	Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	100
Register 24:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	103
Register 25:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	105
Register 26:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	107
Register 27:	Software Reset Control 0 (SRCR0), offset 0x040	109
Register 28:	Software Reset Control 1 (SRCR1), offset 0x044	
Register 29:	Software Reset Control 2 (SRCR2), offset 0x048	112
Hibernation	n Module	113
Register 1:	Hibernation RTC Counter (HIBRTCC), offset 0x000	
Register 2:	Hibernation RTC Match 0 (HIBRTCM0), offset 0x004	120
Register 3:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008	121
Register 4:	Hibernation RTC Load (HIBRTCLD), offset 0x00C	122
Register 5:	Hibernation Control (HIBCTL), offset 0x010	123
Register 6:	Hibernation Interrupt Mask (HIBIM), offset 0x014	125
Register 7:	Hibernation Raw Interrupt Status (HIBRIS), offset 0x018	126
Register 8:	Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C	127
Register 9:	Hibernation Interrupt Clear (HIBIC), offset 0x020	128
Register 10:	Hibernation RTC Trim (HIBRTCT), offset 0x024	
Register 11:	Hibernation Data (HIBDATA), offset 0x030-0x12C	130
Internal Me	mory	131
Register 1:	Flash Memory Address (FMA), offset 0x000	
Register 2:	Flash Memory Data (FMD), offset 0x004	137

Register 3:	Flash Memory Control (FMC), offset 0x008	138
Register 4:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	140
Register 5:	Flash Controller Interrupt Mask (FCIM), offset 0x010	141
Register 6:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	142
Register 7:	USec Reload (USECRL), offset 0x140	143
Register 8:	Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200	144
Register 9:	Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400	145
Register 10:	User Debug (USER_DBG), offset 0x1D0	
Register 11:	User Register 0 (USER_REG0), offset 0x1E0	147
Register 12:	User Register 1 (USER_REG1), offset 0x1E4	148
Register 13:	Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204	149
Register 14:	Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208	150
Register 15:	Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C	151
Register 16:	Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404	152
Register 17:	Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408	153
Register 18:	Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C	154
GPIO		155
Register 1:	GPIO Data (GPIODATA), offset 0x000	161
Register 2:	GPIO Direction (GPIODIR), offset 0x400	
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	177
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	178
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	
Register 19:	GPIO Lock (GPIOLOCK), offset 0x520	
Register 20:	GPIO Commit (GPIOCR), offset 0x524	181
Register 21:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	183
Register 22:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	184
Register 23:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	185
Register 24:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	186
Register 25:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	187
Register 26:	GPIO Peripheral Identification 1(GPIOPeriphID1), offset 0xFE4	188
Register 27:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	
Register 28:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	
Register 29:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	191
Register 30:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	192
Register 31:	GPIO PrimeCell Identification 2 (GPIOPCelIID2), offset 0xFF8	193

Register 32:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	194
Timers		195
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	207
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	208
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	209
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	210
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	212
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	214
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	216
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	218
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	219
Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	220
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	221
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	222
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	223
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	224
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	225
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	226
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	227
Watchdog T	Timer	228
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	_
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	
Register 3:	Watchdog Control (WDTCTL), offset 0x008	
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	
Register 7:	Watchdog Test (WDTTEST), offset 0x418	
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	246
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	249
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC	
UART		
Register 1:	UART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART IrDA Low-Power Register (UARTILPR), offset 0x020	
Register 5:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	
Register 6:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x024	
		201

Register 7:	UART Line Control (UARTLCRH), offset 0x02C	268
Register 8:	UART Control (UARTCTL), offset 0x030	270
Register 9:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	272
Register 10:	UART Interrupt Mask (UARTIM), offset 0x038	273
Register 11:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	275
Register 12:	UART Masked Interrupt Status (UARTMIS), offset 0x040	276
Register 13:	UART Interrupt Clear (UARTICR), offset 0x044	277
Register 14:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	
Register 15:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	
Register 16:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	
Register 17:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	
Register 18:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	
Register 19:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	
Register 20:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	
Register 21:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	
Register 22:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	
Register 23:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	
Register 24:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	
Register 25:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	290
SSI		291
Register 1:	SSI Control 0 (SSICR0), offset 0x000	303
Register 2:	SSI Control 1 (SSICR1), offset 0x004	305
Register 3:	SSI Data (SSIDR), offset 0x008	307
Register 4:	SSI Status (SSISR), offset 0x00C	308
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	309
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	
Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	
Register 20:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8	
Register 21:	SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC	
_	ated Circuit (I <sup>2</sup> C) Interface	
Register 1:	1 <sup>2</sup> C Master Slave Address (I2CMSA), offset 0x000	
Register 2:	1 <sup>2</sup> C Master Control/Status (I2CMCS), offset 0x004	341
Register 3:	1 <sup>2</sup> C Master Data (I2CMDR), offset 0x008	345
Register 4:	I <sup>2</sup> C Master Timer Period (I2CMTPR), offset 0x00C	346
Register 5:	I <sup>2</sup> C Master Interrupt Mask (I2CMIMR), offset 0x010	347
Register 6:	1 <sup>2</sup> C Master Raw Interrupt Status (I2CMRIS), offset 0x014	348

	Register 7:	I <sup>2</sup> C Master Masked Interrupt Status (I2CMMIS), offset 0x018	349
	Register 8:	I <sup>2</sup> C Master Interrupt Clear (I2CMICR), offset 0x01C	
	Register 9:	I <sup>2</sup> C Master Configuration (I2CMCR), offset 0x020	
	Register 10:	I <sup>2</sup> C Slave Own Address (I2CSOAR), offset 0x000	
	Register 11:	I <sup>2</sup> C Slave Control/Status (I2CSCSR), offset 0x004	
	Register 12:	I <sup>2</sup> C Slave Data (I2CSDR), offset 0x008	
	Register 13:	I <sup>2</sup> C Slave Interrupt Mask (I2CSIMR), offset 0x00C	
	Register 14:	I <sup>2</sup> C Slave Raw Interrupt Status (I2CSRIS), offset 0x010	
	Register 15:	I <sup>2</sup> C Slave Masked Interrupt Status (I2CSMIS), offset 0x014	
	Register 16:	I <sup>2</sup> C Slave Interrupt Clear (I2CSICR), offset 0x018	
	J		
	•	mparators	
www.DataSheet	4Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00	
	Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04	
	Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x08	
	Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10	
	Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x20	
	Register 6:	Analog Comparator Status 1 (ACSTAT1), offset 0x40	
	Register 7:	Analog Comparator Status 2 (ACSTAT2), offset 0x60	
	Register 8: Register 9:	Analog Comparator Control 1 (ACCTL1), offset 0x44	
	Register 10:	Analog Comparator Control 2 (ACCTL2), offset 0x64	
	· ·		
	PWM		
	Register 1:	PWM Master Control (PWMCTL), offset 0x000	
	Register 2:	PWM Time Base Sync (PWMSYNC), offset 0x004	
	Register 3:	PWM Output Enable (PWMENABLE), offset 0x008	
	Register 4:	PWM Output Inversion (PWMINVERT), offset 0x00C	
	Register 5:	PWM Output Fault (PWMFAULT), offset 0x010 PWM Interrupt Enable (PWMINTEN), offset 0x014	
	Register 6: Register 7:	PWM Raw Interrupt Status (PWMRIS), offset 0x014	
	Register 8:	PWM Interrupt Status and Clear (PWMISC), offset 0x01C	
	Register 9:	PWM Status (PWMSTATUS), offset 0x020	
	Register 10:	PWM0 Control (PWM0CTL), offset 0x040	
	Register 11:	PWM1 Control (PWM1CTL), offset 0x040	
	Register 12:	PWM2 Control (PWM2CTL), offset 0x0C0	
	Register 13:	PWM0 Interrupt Enable (PWM0INTEN), offset 0x044	
	Register 14:	PWM1 Interrupt Enable (PWM1INTEN), offset 0x084	
	Register 15:	PWM2 InterruptEnable (PWM2INTEN), offset 0x0C4	
	Register 16:	PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048	
	Register 17:	PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088	
	Register 18:	PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8	
	Register 19:	PWM0 Interrupt Status and Clear (PWM0ISC), offset	0x04C
	J	PWM1 Interrupt Status and Clear (PWM1ISC), offset	0x08C
		PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC	
	Register 20:	PWM0 Load (PWM0LOAD), offset 0x050	395
	Register 21:	PWM1 Load (PWM1LOAD), offset 0x090	395
	Register 22:	PWM2 Load (PWM2LOAD), offset 0x0D0	
	Register 23:	PWM0 Counter (PWM0COUNT), offset 0x054	
	Register 24:	PWM1 Counter (PWM1COLINT) offset 0x094	396

Register 25:	PWM2 Counter (PWM2COUNT), offset 0x0D4	396
Register 26:	PWM0 Compare A (PWM0CMPA), offset 0x058	397
Register 27:	PWM1 Compare A (PWM1CMPA), offset 0x098	397
Register 28:	PWM2 Compare A (PWM2CMPA), offset 0x0D8	397
Register 29:	PWM0 Compare B (PWM0CMPB), offset 0x05C	398
Register 30:	PWM1 Compare B (PWM1CMPB), offset 0x09C	398
Register 31:	PWM2 Compare B (PWM2CMPB), offset 0x0DC	398
Register 32:	PWM0 Generator A Control (PWM0GENA), offset 0x060	399
Register 33:	PWM1 Generator A Control (PWM1GENA), offset 0x0A0	399
Register 34:	PWM2 Generator A Control (PWM2GENA), offset 0x0E0	399
Register 35:	PWM0 Generator B Control (PWM0GENB), offset 0x064	401
Register 36:	PWM1 Generator B Control (PWM1GENB), offset 0x0A4	401
Register 37:	PWM2 Generator B Control (PWM2GENB), offset 0x0E4	401
Register 38:	PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068	402
Register 39:	PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8	402
Register 40:	PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8	
Register 41:	PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C	403
Register 42:	PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC	403
Register 43:	PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC	403
Register 44:	PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070	404
Register 45:	PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0	404
Register 46:	PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0	404
QEI		405
Register 1:	QEI Control (QEICTL), offset 0x000	
Register 2:	QEI Status (QEISTAT), offset 0x004	412
Register 3:	QEI Position (QEIPOS), offset 0x008	413
Register 4:	QEI Maximum Position (QEIMAXPOS), offset 0x00C	414
Register 5:	QEI Timer Load (QEILOAD), offset 0x010	415
Register 6:	QEI Timer (QEITIME), offset 0x014	416
Register 7:	QEI Velocity Counter (QEICOUNT), offset 0x018	417
Register 8:	QEI Velocity (QEISPEED), offset 0x01C	418
Register 9:	QEI Interrupt Enable (QEIINTEN), offset 0x020	419
Register 10:	QEI Raw Interrupt Status (QEIRIS), offset 0x024	420
Register 11.	OFI Interrupt Status and Clear (OFIISC) offset 0v028	121

# **About This Document**

This data sheet provides reference information for the LM3S1150 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex™-M3 core.

#### **Audience**

This manual is intended for system software developers, hardware designers, and application developers.

## **About This Manual**

This document is organized into sections that correspond to each major feature.

#### **Related Documents**

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

#### **Documentation Conventions**

This document uses the conventions shown in Table 1 on page 18.

**Table 1. Documentation Conventions** 

Notation	Meaning		
General Register Notation			
REGISTER	APB registers are indicated in uppercase bold. For example, <b>PBORCTL</b> is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, <b>SRCRn</b> represents any (or all) of the three Software Reset Control registers: <b>SRCR0</b> , <b>SRCR1</b> , and <b>SRCR2</b> .		
bit	A single bit in a register.		
bit field	Two or more consecutive and related bits.		
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 39.		
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.		

Notation	Meaning
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.
RO	Software can read this field. Always write the chip reset value.
R/W	Software can read or write this field.
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.
	This register is typically used to clear the corresponding bit in an interrupt register.
WO	Only a write by software is valid; a read of the register returns no meaningful data.
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.
0	Bit cleared to 0 on chip reset.
1	Bit set to 1 on chip reset.
-	Nondeterministic.
Pin/Signal Notation	
[]	Pin alternate function; a pin defaults to the signal without the brackets.
pin	Refers to the physical connection on the package.
signal	Refers to the electrical signal encoding of a pin.
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert \$\overline{\text{SIGNAL}}\$ is to drive it Low; to deassert \$\overline{\text{SIGNAL}}\$ is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
X	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF. Binary numbers are indicated with a b suffix, for example, 1011b. Decimal numbers are written without a prefix or suffix.

/ww.DataSheet4U.con

19

# 1 Architectural Overview

The Luminary Micro Stellaris<sup>®</sup> family of microcontrollers—the first ARM® Cortex<sup>™</sup>-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The Stellaris<sup>®</sup> family offers efficient performance and extensive integration, favorably positioning the device into cost-conscious applications requiring significant control-processing and connectivity capabilities. The Stellaris<sup>®</sup> LM3S2000 series, designed for Controller Area Network (CAN) applications, extends the Stellaris family with Bosch CAN networking technology, the golden standard in short-haul industrial networks. The Stellaris<sup>®</sup> LM3S2000 series also marks the first integration of CAN capabilities with the revolutionary Cortex-M3 core. The Stellaris<sup>®</sup> LM3S6000 series combines both a 10/100 Ethernet Media Access Control (MAC) and Physical (PHY) layer, marking the first time that integrated connectivity is available with an ARM Cortex-M3 MCU and the only integrated 10/100 Ethernet MAC and PHY available in an ARM architecture MCU.

The LM3S1150 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.

For applications requiring extreme conservation of power, the LM3S1150 microcontroller features a Battery-backed Hibernation module to efficiently power down the LM3S1150 to a low-power state during extended periods of inactivity. With a power-up/power-down sequencer, a continuous time counter (RTC), a pair of match registers, an APB interface to the system bus, and dedicated non-volatile memory, the Hibernation module positions the LM3S1150 microcontroller perfectly for battery applications.

In addition, the LM3S1150 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S1150 microcontroller is code-compatible to all members of the extensive Stellaris® family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network.

# 1.1 Product Features

The LM3S1150 microcontroller includes the following product features:

- 32-Bit RISC Performance
  - 32-bit ARM® Cortex™-M3 v7M architecture optimized for small-footprint embedded applications
  - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
  - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
  - 50-MHz operation

www.DataSheet4U.co

20

- Hardware-division and single-cycle-multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
- 34 interrupts with eight priority levels
- Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
- Unaligned data access, enabling data to be efficiently packed into memory
- Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control

#### Internal Memory

- 64 KB single-cycle flash
  - User-managed flash block protection on a 2-KB block basis
  - User-managed flash data programming
  - User-defined and managed flash-protection block
- 16 KB single-cycle SRAM

#### General-Purpose Timers

- Four General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timer/counters. Each GPTM can be configured to operate independently as timers or event counters (eight total) as a single 32-bit timer (four total), as one 32-bit Real-Time Clock (RTC) to event capture, or for Pulse Width Modulation (PWM)
- 32-bit Timer modes
  - Programmable one-shot timer
  - Programmable periodic timer
  - Real-Time Clock when using an external 32.768-KHz clock as the input
  - User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
- 16-bit Timer modes
  - General-purpose timer function with an 8-bit prescaler
  - Programmable one-shot timer
  - · Programmable periodic timer
  - User-enabled stalling when the controller asserts CPU Halt flag during debug
- 16-bit Input Capture modes

www.DataSheet4U.com

- · Input edge count capture
- · Input edge time capture
- 16-bit PWM mode
  - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
  - 32-bit down counter with a programmable load register
  - Separate watchdog clock with an enable
  - Programmable interrupt generation logic with interrupt masking
  - Lock register protection from runaway software
  - Reset generation logic with an enable/disable
  - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- Synchronous Serial Interface (SSI)
  - Two SSI modules, each with the following features:
  - Master or slave operation
  - Programmable clock bit rate and prescale
  - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
  - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
  - Programmable data frame size from 4 to 16 bits
  - Internal loopback test mode for diagnostic/debug testing

#### UART

- Three fully programmable 16C550-type UARTs with IrDA support
- Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable baud-rate generator with fractional divider
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, ½, ½, ¾, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- False-start-bit detection

NANA DataShoot/III cor

- Line-break generation and detection
- Analog Comparators
  - Three independent integrated analog comparators
  - Configurable for output to: drive an output pin or generate an interrupt
  - Compare external pin input to external pin input or to internal programmable voltage reference

#### I<sup>2</sup>C

- Master and slave receive and transmit operation with transmission speed up to 100 Kbps in Standard mode and 400 Kbps in Fast mode
- Interrupt generation
- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

#### PWM

- Three PWM generator blocks, each with one 16-bit counter, two comparators, a PWM generator, and a dead-band generator
- One 16-bit counter
  - Runs in Down or Up/Down mode
  - Output frequency controlled by a 16-bit load value
  - Load value updates can be synchronized
  - · Produces output signals at zero and load value
- Two PWM comparators
  - Comparator value updates can be synchronized
  - Produces output signals on match
- PWM generator
  - Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
  - · Produces two independent PWM signals
- Dead-band generator
  - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
  - Can be bypassed, leaving input PWM signals unmodified
- Flexible output control block with PWM output enable of each PWM signal

NANA Data Shoot / LL cor

- · PWM output enable of each PWM signal
- Optional output inversion of each PWM signal (polarity control)
- Optional fault handling for each PWM signal
- · Synchronization of timers in the PWM generator blocks
- Synchronization of timer/comparator updates across the PWM generator blocks
- Interrupt status summary of the PWM generator blocks

#### QEI

- Hardware position integrator tracks the encoder position
- Velocity capture using built-in timer
- Interrupt generation on index pulse, velocity-timer expiration, direction change, and quadrature error detection

#### GPIOs

- 7-52 GPIOs, depending on configuration
- 5-V-tolerant input/outputs
- Programmable interrupt generation as either edge-triggered or level-sensitive
- Bit masking in both read and write operations through address lines
- Programmable control for GPIO pad configuration:
  - Weak pull-up or pull-down resistors
  - · 2-mA, 4-mA, and 8-mA pad drive
  - Slew rate control for the 8-mA drive
  - Open drain enables
  - · Digital input enables

#### Power

- On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
- Hibernation module handles the power-up/down 3.3 V sequencing and control for the core digital logic and analog circuits
- Low-power options on controller: Sleep and Deep-sleep modes
- Low-power options for peripherals: software controls shutdown of individual peripherals
- User-enabled LDO unregulated voltage detection and automatic reset

.... D-t-Ol---t411

- 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
  - Power-on reset (POR)
  - Reset pin assertion
  - Brown-out (BOR) detector alerts to system power drops
  - Software reset
  - Watchdog timer reset
  - Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
  - Six reset sources
  - Programmable clock source control
  - Clock gating to individual peripherals for power savings
  - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
  - Debug access via JTAG and Serial Wire interfaces
  - Full JTAG boundary scan
- Industrial-range 100-pin RoHS-compliant LQFP package

# 1.2 Target Applications


- Remote monitoring
- Electronic point-of-sale (POS) machines
- Test and measurement equipment
- Network appliances and switches
- Factory automation
- HVAC and building control
- Gaming equipment
- Motion control
- Medical instrumentation
- Fire and security
- Power and energy
- Transportation

----- D-t-- Ol- - -t411 ---

# 1.3 High-Level Block Diagram

Figure 1-1 on page 26 shows the features on the Stellaris® Fury-class family of devices.

Figure 1-1. Stellaris® Fury-class High-Level Block Diagram



## 1.4 Functional Overview

The following sections provide an overview of the features of the LM3S1150 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 450.

MANAY DataShoot/III cou

#### 1.4.1 ARM Cortex™-M3

# 1.4.1.1 Processor Core (see page 33)

All members of the Stellaris<sup>®</sup> product family, including the LM3S1150 microcontroller, are designed around an ARM Cortex<sup>™</sup>-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 33 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

# 1.4.1.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

## 1.4.1.3 Nested Vectored Interrupt Controller (NVIC)

The LM3S1150 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM Cortex-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 34 interrupts.

"Interrupts" on page 41 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

# 1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S1150 controller features Pulse Width Modulation (PWM) outputs and the Quadrature Encoder Interface (QEI).

#### 1.4.2.1 PWM (see page 201)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square

June 14, 2007 27

wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S1150, PWM motion control functionality can be achieved through dedicated, flexible motion control hardware (the PWM pins) or through the motion control features of the general-purpose timers (using the CCP pins).

#### PWM Pins (see page 374)

The LM3S1150 PWM module consists of three PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two comparators, a PWM signal generator, a dead-band generator, and an interrupt. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that can either be independent signals or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.

#### CCP Pins (see page 201)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

#### 1.4.2.2 **QEI** (see page 405)

A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, you can track the position, direction of rotation, and speed. In addition, a third channel, or index signal, can be used to reset the position counter.

The Stellaris quadrature encoder with index (QEI) module interprets the code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

## 1.4.3 Serial Communications Peripherals

The LM3S1150 controller supports both asynchronous and synchronous serial communications with:

- Three fully programmable 16C550-type UARTs
- Two SSI modules
- One I<sup>2</sup>C module

# 1.4.3.1 **UART** (see page 251)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S1150 controller includes three fully programmable 16C550-type UARTs that support data transfer speeds up to 460.8 Kbps. In addition, each UART is capable of supporting IrDA. (Although similar in functionality to a 16C550 UART, it is not register-compatible.)

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error

ww.DataSheet4U.com

conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

## 1.4.3.2 SSI (see page 291)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The LM3S1150 controller includes two SSI modules that provide the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

Each SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

Each SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

Each SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

# 1.4.3.3 I<sup>2</sup>C(see page 326)

The Inter-Integrated Circuit (I<sup>2</sup>C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL).

The I<sup>2</sup>C bus interfaces to external I<sup>2</sup>C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I<sup>2</sup>C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

The LM3S1150 controller includes one I<sup>2</sup>C module that provides the ability to communicate to other IC devices over an I<sup>2</sup>C bus. The I<sup>2</sup>C bus supports devices that can both transmit and receive (write and read) data.

Devices on the I<sup>2</sup>C bus can be designated as either a master or a slave. The I<sup>2</sup>C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four I<sup>2</sup>C modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

A Stellaris<sup>®</sup> I<sup>2</sup>C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I<sup>2</sup>C master and slave can generate interrupts. The I<sup>2</sup>C master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The I<sup>2</sup>C slave generates interrupts when data has been sent or requested by a master.

# 1.4.4 System Peripherals

# 1.4.4.1 Programmable GPIOs (see page 155)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris GPIO module is composed of eight physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 7-52 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 423 for the signals available to each GPIO pin).

ww.DataSheet4U.com

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines.

## 1.4.4.2 Four Programmable Timers (see page 195)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris<sup>®</sup> General-Purpose Timer Module (GPTM) contains four GPTM blocks. Each GPTM block provides two 16-bit timer/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

When configured in 32-bit mode, a timer can run as a one-shot timer, periodic timer, or Real-Time Clock (RTC). When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

## 1.4.4.3 Watchdog Timer (see page 228)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris<sup>®</sup> Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

# 1.4.5 Memory Peripherals

The LM3S1150 controller offers both SRAM and Flash memory.

#### 1.4.5.1 SRAM (see page 131)

The LM3S1150 static random access memory (SRAM) controller supports 16 KB SRAM. The internal SRAM of the Stellaris<sup>®</sup> devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced bit-banding technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

#### 1.4.5.2 Flash (see page 132)

The LM3S1150 Flash controller supports 64 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

www.DataShe

#### 1.4.6 Additional Features

# 1.4.6.1 Memory Map (see page 39)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S1150 controller can be found in "Memory Map" on page 39. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The *ARM*® *Cortex*™-*M3 Technical Reference Manual* provides further information on the memory map.

## 1.4.6.2 JTAG TAP Controller (see page 44)

The Joint Test Action Group (JTAG) port provides a standardized serial interface for controlling the Test Access Port (TAP) and associated test logic. The TAP, JTAG instruction register, and JTAG data registers can be used to test the interconnects of assembled printed circuit boards, obtain manufacturing information on the components, and observe and/or control the inputs and outputs of the controller during normal operation. The JTAG port provides a high degree of testability and chip-level access at a low cost.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the <code>TDO</code> outputs from both JTAG controllers. ARM JTAG instructions select the ARM <code>TDO</code> output while Luminary Micro JTAG instructions select the Luminary Micro <code>TDO</code> outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

# 1.4.6.3 System Control and Clocks (see page 55)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

#### 1.4.6.4 Hibernation Module (see page 113)

The Hibernation module provides logic to switch power off to the main processor and peripherals, and to wake on external or time-based events. The Hibernation module includes power-sequencing logic, a real-time clock with a pair of match registers, low-battery detection circuitry, and interrupt signalling to the processor. It also includes 64 32-bit words of non-volatile memory that can be used for saving state during hibernation.

#### 1.4.7 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 422
- "Signal Tables" on page 423
- "Operating Characteristics" on page 437
- "Electrical Characteristics" on page 438

June 14, 2007 31

"Package Information" on page 448

ww.DataSheet4U.con

# 2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:

- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Speedy application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7(TM) processor family for better performance and power efficiency.
- Full-featured debug solution with a:
  - Serial Wire JTAG Debug Port (SWJ-DP)
  - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
  - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
  - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
  - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer


The Stellaris<sup>®</sup> family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the *ARM*® *Cortex*™-*M3 Technical Reference Manual*. For information on SWJ-DP, see the *ARM*® *CoreSight Technical Reference Manual*.

ww.bata5ffeet40.com

# 2.1 Block Diagram

Figure 2-1. CPU Block Diagram



# 2.2 Functional Description

Important: The ARM® Cortex™-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris® implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 34. As noted in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

## 2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight™-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex™-M3 Technical Reference Manual* does not apply to Stellaris<sup>®</sup> devices.

The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the CoreSight™ Design Kit Technical Reference Manual for details on SWJ-DP.

MANAY DataSheet/III.c


## 2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris<sup>®</sup> devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*™-*M3 Technical Reference Manual* can be ignored.

## 2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris<sup>®</sup> devices have implemented TPIU as shown in Figure 2-2 on page 35. This is similar to the non-ETM version described in the *ARM® Cortex™-M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.

Figure 2-2. TPIU Block Diagram



#### 2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

## 2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S1150 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

## 2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

Facilitates low-latency exception and interrupt handling

ww.DataSheet4U.com

- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex™-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

All NVIC registers and system debug registers are little endian regardless of the endianness state of the processor.

#### 2.2.6.1 Interrupts

The ARM® Cortex™-M3 Technical Reference Manual describes the maximum number of interrupts and interrupt priorities. The LM3S1150 microcontroller supports 34 interrupts with eight priority levels.

### 2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

#### **Functional Description**

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris devices.

unu DataChaat4II aan

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

#### SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

Bit/Field	Name	Туре	Reset	Description	
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
16	COUNTFLAG	R/W	0	Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.	
15:3	reserved	R/W	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
2	CLKSOURCE	R/W	0	0 = external reference clock. (Not implemented for Stellaris microcontrollers.)	
				1 = core clock.	
				If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock. If it is not, the count values are Unpredictable.	
1	TICKINT	R/W	0	1 = counting down to 0 pends the SysTick handler.	
				0 = counting down to 0 does not pend the SysTick handler. Software can use the COUNTFLAG to determine if ever counted to 0.	
0	ENABLE	R/W	0	1 = counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting.  0 = counter disabled.	

#### SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FFFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FFFFFF. So, if the tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

ww.DataSheet4U.co

Bit/Field	Name	Type	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	RELOAD	W1C	-	Value to load into the SysTick Current Value Register when the counter reaches 0.

## SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	CURRENT	W1C	-	Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care.  This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.

## SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

www.DataSheet4U.com

# 3 Memory Map

The memory map for the LM3S1150 controller is provided in Table 3-1 on page 39.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the ARM® Cortex<sup>TM</sup>-M3 Technical Reference Manual.

Note: In Table 3-1 on page 39 addresses not listed are reserved.

Table 3-1. Memory Map<sup>a</sup>

Start	End	Description	For details on registers, see page
Memory			
0x0000.0000	0x1FFF.FFFF	On-chip flash <sup>b</sup>	135
0x2000.0000	0x200F.FFFF	Bit-banded on-chip SRAM <sup>c</sup>	135
0x2010.0000	0x21FF.FFFF	Reserved non-bit-banded SRAM space	-
0x2200.0000	0x23FF.FFFF	Bit-band alias of 0x2000.0000 through 0x200F.FFFF	131
0x2400.0000	0x3FFF.FFFF	Reserved non-bit-banded SRAM space	-
FiRM Peripherals			1
0x4000.0000	0x4000.0FFF	Watchdog timer	230
0x4000.1000	0x4000.3FFF	Reserved	-
0x4000.4000	0x4000.4FFF	GPIO Port A	160
0x4000.5000	0x4000.5FFF	GPIO Port B	160
0x4000.6000	0x4000.6FFF	GPIO Port C	160
0x4000.7000	0x4000.7FFF	GPIO Port D	160
0x4000.8000	0x4000.8FFF	SSI0	302
0x4000.9000	0x4000.9FFF	SSI1	302
0x4000.A000	0x4000.BFFF	Reserved	-
0x4000.C000	0x4000.CFFF	UART0	258
0x4000.D000	0x4000.DFFF	UART1	258
0x4000.E000	0x4000.EFFF	UART2	258
0x4000.F000	0x4000.FFFF	Reserved	-
0x4001.0000	0x4001.FFFF	Reserved for future FiRM peripherals	-
Peripherals			•
0x4002.0000	0x4002.07FF	I2C Master 0	339
0x4002.0800	0x4002.0FFF	I2C Slave 0	352
0x4002.2000	0x4002.3FFF	Reserved	-
0x4002.4000	0x4002.4FFF	GPIO Port E	160
0x4002.5000	0x4002.5FFF	GPIO Port F	160
0x4002.6000	0x4002.6FFF	GPIO Port G	160
0x4002.7000	0x4002.7FFF	GPIO Port H	160
0x4002.8000	0x4002.8FFF	PWM	381
0x4002.9000	0x4002.BFFF	Reserved	-

ww.DataSheet4U.com

Start	End	Description	For details
		·	on
			registers, see page
0x4002.C000	0x4002.CFFF	QEI0	409
0x4002.E000	0x4002.FFFF	Reserved	-
0x4003.0000	0x4003.0FFF	Timer0	206
0x4003.1000	0x4003.1FFF	Timer1	206
0x4003.2000	0x4003.2FFF	Timer2	206
0x4003.3000	0x4003.3FFF	Timer3	206
0x4003.4000	0x4003.7FFF	Reserved	-
0x4003.9000	0x4003.BFFF	Reserved	-
0x4003.C000	0x4003.CFFF	Analog Comparators	361
0x4003.D000	0x4003.FFFF	Reserved	-
0x4004.3000	0x4004.7FFF	Reserved	-
0x4004.9000	0x4004.BFFF	Reserved	-
0x4004.C000	0x400F.BFFF	Reserved	-
0x400F.C000	0x400F.CFFF	Hibernation Module	118
0x400F.D000	0x400F.DFFF	Flash control	135
0x400F.E000	0x400F.EFFF	System control	62
0x400F.F000	0x400F.FFFF	Reserved	-
0x4011.1000	0x4011.1FFF	Reserved	-
0x4012.0000	0x41FF.FFFF	Reserved for non bit-banded peripheral space	-
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
0x4400.0000	0x5E32.FFFF	Reserved for non bit-banded peripheral space	-
0x5E34.0000	0x5FFF.FFFF	Reserved	-
0x6000.0000	0xDFFF.FFFF	Reserved for external devices	-
Private Peripheral Bus			
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	ARM®
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	Cortex™-M3 Technical
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	Reference
0xE000.3000	0xE000.DFFF	Reserved	Manual
0xE000.E000	0xE000.EFFF	Nested Vectored Interrupt Controller (NVIC)	
0xE000.F000	0xE003.FFFF	Reserved	
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	
0xE004.1000	0xE004.1FFF	Reserved	-
0xE004.2000	0xE00F.FFFF	Reserved	-
0xE010.0000	0xFFFF.FFFF	Reserved for vendor peripherals	-

a. All reserved space returns a bus fault when read or written.

/ww.DataSheet4U.co

b. The unavailable flash will bus fault throughout this range.

c. The unavailable SRAM will bus fault throughout this range.

# 4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 41 lists all the exceptions. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 34 interrupts (listed in Table 4-2 on page 42).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You can also group priorities by splitting priority levels into pre-emption priorities and subpriorities. All the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM® Cortex™-M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower the position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on exceptions and interrupts.

Note: In Table 4-2 on page 42 interrupts not listed are reserved.

**Table 4-1. Exception Types** 

Exception Type	Position	<b>Priority</b> <sup>a</sup>	Description		
-	0	-	Stack top is loaded from first entry of vector table on reset.		
Reset	1	-3 (highest)	Invoked on power up and warm reset. On first instruction, drops to lowe priority (and then is called the base level of activation). This is asynchronous.		
Non-Maskable Interrupt (NMI)	2	-2	Cannot be stopped or preempted by any exception but reset. This is asynchronous.  An NMI is only producible by software, using the NVIC Interrupt Control		
			State register.		
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.		
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.		
			The priority of this exception can be changed.		
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise.		
			You can enable or disable this fault.		
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.		
-	7-10	-	Reserved.		
SVCall	11	settable	System service call with SVC instruction. This is synchronous.		

June 14, 2007 41

Exception Type	Position	<b>Priority</b> <sup>a</sup>	Description
Debug Monitor	12	settable	Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 42 lists the interrupts on the LM3S1150 controller.

a. 0 is the default priority for all the settable priorities.

## Table 4-2. Interrupts

Interrupt (Bit in Interrupt Registers)	Description
0	GPIO Port A
1	GPIO Port B
2	GPIO Port C
3	GPIO Port D
4	GPIO Port E
5	UART0
6	UART1
7	SSI0
8	12C0
9	PWM Fault
10	PWM Generator 0
11	PWM Generator 1
12	PWM Generator 2
13	QEI0
18	Watchdog timer
19	Timer0 A
20	Timer0 B
21	Timer1 A
22	Timer1 B
23	Timer2 A
24	Timer2 B
25	Analog Comparator 0
26	Analog Comparator 1
27	Analog Comparator 2
28	System Control
29	Flash Control
30	GPIO Port F
31	GPIO Port G
32	GPIO Port H
33	UART2

ww.DataSheet4U.cor

Interrupt (Bit in Interrupt Registers)	Description
34	SSI1
35	Timer3 A
36	Timer3 B
43	Hibernation Module
44-47	Reserved

/ww.DataSheet4U.com



## 5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, LMI, and unimplemented JTAG instructions.

The JTAG module has the following features:


- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
  - BYPASS instruction
  - IDCODE instruction
  - SAMPLE/PRELOAD instruction
  - EXTEST instruction
  - INTEST instruction
- ARM additional instructions:
  - APACC instruction
  - DPACC instruction
  - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the ARM® Cortex™-M3 Technical Reference Manual for more information on the ARM JTAG controller.

ww DataSheet4U cor

## 5.1 Block Diagram

Figure 5-1. JTAG Module Block Diagram



## 5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 45. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 51 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 444 for JTAG timing diagrams.

ww.DataSheet4U.co

### 5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 46. Detailed information on each pin follows.

Table 5-1. JTAG Port Pins Reset State

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

166140.00111

### 5.2.1.1 Test Reset Input (TRST)

The  $\overline{\mathtt{TRST}}$  pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When  $\overline{\mathtt{TRST}}$  is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while  $\overline{\mathtt{TRST}}$  is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the TRST pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

## 5.2.1.2 Test Clock Input (TCK)

The  ${ t TCK}$  pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation,  ${ t TCK}$  is driven by a free-running clock with a nominal 50% duty cycle. When necessary,  ${ t TCK}$  can be stopped at 0 or 1 for extended periods of time. While  ${ t TCK}$  is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the  ${ t TCK}$  pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the  ${ t TCK}$  pin is constantly being driven by an external source.

#### 5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 48.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

## 5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI: otherwise JTAG communication could be lost.

### 5.2.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

#### 5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 48. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 5-2. Test Access Port State Machine

## 5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 51.

## 5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

/ww.DataSheet4U.c

### 5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or  $\overline{RST}$ , the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (setting **GPIODEN** to 1), enabling the pull-up resistors (setting **GPIOPUR** to 1), and enabling the alternate hardware function (setting **GPIOAFSEL** to 1) for the PB7 and PC[3:0] JTAG/SWD pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply  $\overline{\text{RST}}$  or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 170) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 180) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 181) have been set to 1.

#### Recovering a "Locked" Device

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug sequence that can be used to recover the device. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the device in reset mass erases the flash memory. The sequence to recover the device is:

- Assert and hold the RST signal.
- 2. Perform the JTAG-to-SWD switch sequence.
- 3. Perform the SWD-to-JTAG switch sequence.
- Perform the JTAG-to-SWD switch sequence.
- 5. Perform the SWD-to-JTAG switch sequence.
- Perform the JTAG-to-SWD switch sequence.
- 7. Perform the SWD-to-JTAG switch sequence.
- 8. Perform the JTAG-to-SWD switch sequence.
- Perform the SWD-to-JTAG switch sequence.
- **10.** Perform the JTAG-to-SWD switch sequence.
- 11. Perform the SWD-to-JTAG switch sequence.

12. Release the RST signal.

The JTAG-to-SWD and SWD-to-JTAG switch sequences are described in "ARM Serial Wire Debug (SWD)" on page 50. When performing switch sequences for the purpose of recovering the debug capabilities of the device, only steps 1 and 2 of the switch sequence need to be performed.

### 5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, and Test Logic Reset states.

Stepping through this sequences of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM*® *Cortex*™-*M3 Technical Reference Manual* and the *ARM*® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

#### JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to SWD mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit JTAG-to-SWD switch sequence, 16'hE79E.
- 3. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in SWD mode, before sending the switch sequence, the SWD goes into the line reset state.

#### SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to JTAG mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.

w.DataSheet4U.com

- 2. Send the 16-bit SWD-to-JTAG switch sequence, 16'hE73C.
- 3. Send at least 5 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in JTAG mode, before sending the switch sequence, the JTAG goes into the Test Logic Reset state.

## 5.3 Initialization and Configuration

After a Power-On-Reset or an external reset ( $\overline{\mathbb{RST}}$ ), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins (PB7 and PC[3:0]) for their alternate function using the **GPIOAFSEL** register.

.DataSheet4U.com

## 5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

## 5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 51. A detailed explanation of each instruction, along with its associated Data Register, follows.

Table 5-2. JTAG Instruction Register Commands

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

#### 5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows

June 14, 2007 51

tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

### 5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the  $\overline{\tt RST}$  input pin is on the Boundary Scan Data Register chain, it is only observable.

#### 5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 54 for more information.

#### 5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 54 for more information.

#### 5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 54 for more information.

#### 5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 54 for more information.

52 June 14, 2007

#### 5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between <code>TDI</code> and <code>TDO</code>. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, <code>TRST</code> is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 53 for more information.

#### 5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 53 for more information.

### 5.4.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

### 5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 53. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x3BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

Figure 5-3. IDCODE Register Format



### 5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 54. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

ww.DataSheet4U.con

June 14, 2007


Figure 5-4. BYPASS Register Format

### 5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 54. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin,  $\overline{\text{RST}}$ , is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris<sup>®</sup> Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

## 5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

### 5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual*.

### 5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® Cortex™-M3 Technical Reference Manual.

ww.DataSheet4U.com

# 6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

## **6.1** Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 55
- Local control, such as reset (see "Reset Control" on page 55), power (see "Power Control" on page 58) and clock control (see "Clock Control" on page 58)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 60

#### 6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

#### 6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

#### 6.1.2.1 CMODO and CMOD1 Test-Mode Control Pins

Two pins, CMOD0 and CMOD1, are defined for use by Luminary Micro for testing the devices during manufacture. They have no end-user function and should not be used. The CMOD pins should be connected to ground.

#### 6.1.2.2 Reset Sources

The controller has five sources of reset:

- 1. External reset input pin (RST) assertion, see "RST Pin Assertion" on page 55.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 56.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 56.
- 4. Software-initiated reset (with the software reset registers), see "Software Reset" on page 57.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 57.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, and then all the other bits in the **RESC** register are cleared except for the POR indicator.

### 6.1.2.3 RST Pin Assertion

The external reset pin ( $\overline{RST}$ ) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 44). The external reset sequence is as follows:

June 14, 2007 55

- 1. The external reset pin  $(\overline{RST})$  is asserted and then de-asserted.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution. A few clocks cycles from RST de-assertion to the start of the reset sequence is necessary for synchronization.


The external reset timing is shown in Figure 21-10 on page 446.

### 6.1.2.4 Power-On Reset (POR)

The Power-On Reset (POR) circuit monitors the power supply voltage ( $V_{DD}$ ). The POR circuit generates a reset signal to the internal logic when the power supply ramp reaches a threshold value ( $V_{TH}$ ). If the application only uses the POR circuit, the  $\overline{\tt RST}$  input needs to be connected to the power supply ( $V_{DD}$ ) through a pull-up resistor (1K to 10K  $\Omega$ ).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the device must reach 3.0 V within 10 msec of it crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset to hold the device in reset longer than the internal POR, the RST input may be used with the circuit as shown in Figure 6-1 on page 56.

Figure 6-1. External Circuitry to Extend Reset



The  $R_1$  and  $C_1$  components define the power-on delay. The  $R_2$  resistor mitigates any leakage from the  $\overline{RST}$  input. The diode  $(D_1)$  discharges  $C_1$  rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- 1. The controller waits for the later of external reset (RST) or internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 21-11 on page 447.

Note: The power-on reset also resets the JTAG controller. An external reset does not.

## 6.1.2.5 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply  $(V_{DD})$  drops below a brown-out threshold voltage  $(V_{BTH})$ . If a brown-out condition is detected, the system may generate a controller interrupt or a system reset.

ww DataSheet4U com

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset is equivelent to an assertion of the external  $\overline{\mathtt{RST}}$  input and the reset is held active until the proper  $V_{DD}$  level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 21-12 on page 447.

#### 6.1.2.6 Software Reset

Software can generate a reset to the entire system or may reset a specific peripheral.

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 60). Writing a bit lane with a value of 1 initiates a reset of the corresponding unit. Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- An internal reset is asserted.
- The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 21-13 on page 447.

### 6.1.2.7 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

vw DataSheet4U cor

The watchdog reset timing is shown in Figure 21-14 on page 447.

### 6.1.3 Power Control

The Stellaris microcontroller provides an integrated LDO regulator that may be used to provide power to the majority of the controller's internal logic. The LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V  $\pm$  10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register.

Note:

The use of the LDO is optional. The internal logic may be supplied by the on-chip LDO or by an external regulator. If the LDO is used, the LDO output pin is connected to the VDD25 pins on the printed circuit board. The LDO requires decoupling capacitors on the printed circuit board. If an external regulator is used, it is strongly recommended that the external regulator supply the controller only and not be shared with other devices on the printed circuit board.

6.1.4 Clock Control

System control determines the control of clocks in this part.

#### 6.1.4.1 Fundamental Clock Sources

There are four clock sources for use in the device:

- Internal Oscillator (IOSC): The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%. Applications that do not depend on accurate clock sources may use this clock source to reduce system cost. The internal oscillator is the clock source the device uses during and following POR. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference.
- Main Oscillator: The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSC0 input pin, or an external crystal is connected across the OSC0 input and OSC1 output pins. The crystal value allowed depends on whether the main oscillator is used as the clock reference source to the PLL. If so, the crystal must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in Table 6-3 on page 74.
- Internal 30-kHz oscillator: The internal 30-kHz oscillator is similar to the internal oscillator, except that it provides an operational frequency of 30 kHz ± 30%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the main oscillator to be powered down.
- External real-time oscillator: The external real-time oscillator provides a low-frequency, accurate clock reference. It is intended to provide the system with a real-time clock source. The real-time oscillator is part of the Hibernation Module ("Hibernation Module" on page 113) and may also provide an accurate source of Deep-Sleep or Hibernate mode power savings.

The internal system clock (sysclk), is derived from any of the four sources plus two others: the output of the internal PLL, and the internal oscillator divided by four (3 MHz  $\pm$  30%). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

ww.DataSheet4U.com

The Run-Mode Clock Configuration (RCC) and Run-Mode Clock Configuration 2 (RCC2) registers provide control for the system clock. The RCC2 register is provided to extend fields that offer additional encodings over the RCC register. When used, the RCC2 register field values are used by the logic over the corresponding field in the RCC register. In particular, RCC2 provides for a larger assortment of clock configuration options.

### 6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals in the range of 1 MHz through 8.192 MHz. This method allows Luminary Micro to provide the best possible PLL settings.

Table 6-3 on page 74 describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

### 6.1.4.3 PLL Frequency Configuration

The PLL is disabled by default during power-on reset and is enabled later by software if required. Software configures the PLL input reference clock source, specifies the output divisor to set the system clock frequency, and enables the PLL to drive the output.

If the main oscillator provides the clock reference to the PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation (PLLCFG)** register (see page 75). The internal translation provides a translation within  $\pm$  1% of the targetted PLL VCO frequency.

Table 6-3 on page 74 describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

#### 6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 71 and page 76).

#### 6.1.4.5 PLL Operation

If the PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T<sub>READY</sub> (see Table 21-5 on page 440). During this time, the PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the  $T_{READY}$  requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600  $\mu$ s at a 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the  $T_{READY}$  condition is met after one of the two

June 14, 2007 59

changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

### 6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively.

In Run mode, the processor executes code. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor is not clocked and therefore no longer executes code. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Each mode is described in more detail below.

There are four levels of operation for the device defined as:

- Run Mode. Run Mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex™-M3 Technical Reference Manual for more details.
  - In Sleep Mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.
- Deep-Sleep Mode. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex™-M3 Technical Reference Manual for more details.
  - The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC/RCC2** register to be /16 or /64, respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.
- Hibernate Mode. In this mode, the power supplies are turned off to the main part of the device and only the Hibernation module's circuitry is active. An external wake event or RTC event is required to bring the device back to Run mode. The Cortex-M3 processor and peripherals outside of the Hibernation module see a normal "power on" sequence and the processor starts running

ww.DataSheet4U.com

code. It can determine that it has been restarted from Hibernate mode by inspecting the Hibernation module registers.

## 6.2 Initialization and Configuration

The PLL is configured using direct register writes to the RCC/RCC2 register. If the RCC2 register is being used, the USERCC2 bit must be set and the appropriate RCC2 bit/field is used. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the RCC register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

## 6.3 Register Map

Table 6-1 on page 61 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

**Note:** A BV in the Reset column indicates the reset value is a Build Value and part-specific. See the page number referenced for the reset value description.

Table 6-1. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	63
0x004	DID1	RO	-	Device Identification 1	79
800x0	DC0	RO	0x003F.001F	Device Capabilities 0	81
0x010	DC1	RO	0x0010.30DF	Device Capabilities 1	82
0x014	DC2	RO	0x070F.1137	Device Capabilities 2	84
0x018	DC3	RO	0x3F00.BFFF	Device Capabilities 3	86
0x01C	DC4	RO	0x0000.00FF	Device Capabilities 4	88
0x030	PBORCTL	R/W	0x0000.7FFD	Brown-Out Reset Control	65

ww.DataSheet4U.co

Offset	Name	Туре	Reset	Description	See page
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	66
0x040	SRCR0	R/W	0x00000000	Software Reset Control 0	109
0x044	SRCR1	R/W	0x00000000	Software Reset Control 1	110
0x048	SRCR2	R/W	0x00000000	Software Reset Control 2	112
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	67
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	68
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	69
0x05C	RESC	R/W	-	Reset Cause	70
0x060	RCC	R/W	0x07AE.3AD1	Run-Mode Clock Configuration	71
0x064	PLLCFG	RO	-	XTAL to PLL Translation	75
0x070	RCC2	R/W	0x0780.2800	Run-Mode Clock Configuration 2	76
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	89
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	94
0x108	RCGC2	R/W	0x00000000	Run Mode Clock Gating Control Register 2	103
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	90
0x114	SCGC1	R/W	0x00000000	Sleep Mode Clock Gating Control Register 1	97
0x118	SCGC2	R/W	0x00000000	Sleep Mode Clock Gating Control Register 2	105
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	92
0x124	DCGC1	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 1	100
0x128	DCGC2	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 2	107
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	78

# 6.4 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

## Register 1: Device Identification 0 (DID0), offset 0x000

Reset

This register identifies the version of the device.

Type

Device Identification 0 (DID0)

Base 0x400F.E000 Offset 0x000 Type RO, reset -

Bit/Field



Description

31	reserved	RO	0	
30:28	VER	RO	1	
27:24	reserved	RO	0	
23:16	CLASS	RO	1	

Name

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

This field defines the DID0 register format version. The version number is numeric. The value of the VER field is encoded as follows:

#### Value Description

1 First revision of the **DID0** register format, for Stellaris® Fury-class devices.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

The CLASS field value identifies the internal design from which all mask sets are generated for all devices in a particular product line. The CLASS field value is changed for new product lines, for changes in fab process (for example, a remap or shrink), or any case where the MAJOR OR MINOR fields require differentiation from prior devices. The value of the CLASS field is encoded as follows (all other encodings are reserved):

#### Value Description

- 0 Stellaris® Sandstorm-class devices.
- 1 Stellaris® Fury-class devices.

Bit/Field	Name	Туре	Reset	Description
15:8	MAJOR	RO	-	This field specifies the major revision number of the device. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows:
				Value Description
				0 Revision A (initial device)
				1 Revision B (first base layer revision)
				2 Revision C (second base layer revision)
				and so on.
U.com <b>7</b> :0	MINOR	RO	-	This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:  Value Description
				0 Initial device, or a major revision update.
				1 First metal layer change.
				2 Second metal layer change.
				and so on.


## Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Brown-Out Reset Control (PBORCTL)

Base 0x400F.E000 Offset 0x030

Type R/W, reset 0x0000.7FFD



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORIOR	R/W	0	BOR Interrupt or Reset  This bit controls how a BOR event is signaled to the controller. If set, a reset is signaled. Otherwise, an interrupt is signaled.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


## Register 3: LDO Power Control (LDOPCTL), offset 0x034

The  $\mathtt{VADJ}$  field in this register adjusts the on-chip output voltage ( $\mathsf{V}_{\mathsf{OUT}}$ ).

### LDO Power Control (LDOPCTL)

Base 0x400F.E000 Offset 0x034

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:0	VADJ	R/W	0x0	This field sets the on-chip output voltage. The programming values for the VADJ field are provided in Table 6-2 on page 66.

Table 6-2. VADJ to VOUT

VADJ Value	$V_{OUT}\left(V\right)$	VADJ Value	$V_{OUT}\left(V\right)$	VADJ Value	V <sub>OUT</sub> (V)
0x1B	2.75	0x1F	2.55	0x03	2.35
0x1C	2.70	0x00	2.50	0x04	2.30
0x1D	2.65	0x01	2.45	0x05	2.25
0x1E	2.60	0x02	2.40	0x06-0x3F	Reserved

## Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Raw Interrupt Status (RIS)

Base 0x400F.E000 Offset 0x050

Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'	'	1				rese	rved I	'						
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
U.com		'	'	1	reserved				, ,	PLLLRIS		rese	rved I		BORRIS	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	PLLLRIS	RO	0	PLL Lock Raw Interrupt Status
				This bit is set when the PLL T <sub>READY</sub> Timer asserts.
5:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORRIS	RO	0	Brown-Out Reset Raw Interrupt Status
				This bit is the raw interrupt status for any brown-out conditions. If set, a brown-out condition is currently active. This is an unregistered signal from the brown-out detection circuit. An interrupt is reported if the BORIM bit in the <b>IMC</b> register is set and the BORIOR bit in the <b>PBORCTL</b> register is cleared.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


## Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

Interrupt Mask Control (IMC)

Base 0x400F.E000 Offset 0x054

Type R/W, reset 0x0000.0000



Reset	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
Bit/Fie	eld	Na	ıme		Туре		Reset	Descrip	ption							
31:7	•	rese	erved		RO		0	compa	re should tibility with ved acros	th future	produ	cts, the v	alue of	a reserve		
6		PLI	LIM		R/W		0	PLL Lo	ock Interr	upt Mas	k					
								control	t specifie ller interro otherwise	upt. If se	et, an in	terrupt i	s genera	ted if ₽L		
5:2		rese	erved		RO		0	compa	re should tibility with ved acros	th future	produ	cts, the v	alue of	a reserve		
1		ВО	RIM		R/W		0	Brown-	-Out Res	et Interr	upt Ma	sk				
								control	t specifie ller interru rise, an in	upt. If se	et, an in	terrupt i	s genera			
0		rese	erved		RO		0	compa	re should tibility with ved acros	th future	produ	cts, the v	alue of	a reserve		

## Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

Central location for system control result of RIS AND IMC to generate an interrupt to the controller. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the **RIS** register (see page 67).

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000

Offset 0x058
Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	· ·		1	rese	I erved I	' '		1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
U.com	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	<u>'</u>	1	reserved		1	1	! !	PLLLMIS		rese	rved I	'	BORMIS	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	RO	RO	RO	RO	R/W1C	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Type	ı	Reset	Descr	ription							


Bit/Field	Name	Туре	Reset	Description
31:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	PLLLMIS	R/W1C	0	PLL Lock Masked Interrupt Status
				This bit is set when the PLL $\rm T_{READY}$ timer asserts. The interrupt is cleared by writing a 1 to this bit.
5:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORMIS	R/W1C	0	The BORMIS is simply the BORRIS ANDed with the mask value, BORIM.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 7: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

Reset Cause (RESC)

Base 0x400F.E000 Offset 0x05C Type R/W, reset -



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	LDO	R/W	- (	When set, indicates the LDO circuit has lost regulation and has generated a reset event.
4	SW	R/W		When set, indicates a software reset is the cause of the reset event.
3	WDT	R/W	-	When set, indicates a watchdog reset is the cause of the reset event.
2	BOR	R/W		When set, indicates a brown-out reset is the cause of the reset event.
1	POR	R/W	-	When set, indicates a power-on reset is the cause of the reset event.
0	EXT	R/W	-	When set, indicates an external reset ( $\overline{\mathtt{RST}}$ assertion) is the cause of the reset event.


## Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC)

Base 0x400F.E000 Offset 0x060

Type R/W, reset 0x07AE.3AD1



Bit/Field	name	туре	Reset	Description
31:28	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
27	ACG	R/W	0	Auto Clock Gating

**Auto Clock Gating** 

This bit specifies whether the system uses the Sleep-Mode Clock Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the **SCGCn** or **DCGCn** registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers are used when the controller enters a sleep

The **RCGCn** registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

June 14, 2007

71

Bit/Field	Name	Туре	Reset	Description				
26:23	SYSDIV	R/W	0xF	System Clock Divisor				
				Specifies which	enerate the system clock from the			
				The PLL VCO frequency is 400 MHz.				
				Binary Value Divisor (BYPASS=1) Frequency (BYPASS=0)				
				0000-0010	reserved	reserved		
				0011	/8	50 MHz		
				0100	/10	40 MHz		
				0101	/12	33.33 MHz		
4U.com				0110	/14	28.57 MHz		
				0111	/16	25 MHz		
				1000	/18	22.22 MHz		
				1001	/20	20 MHz		
				1010	/22	18.18 MHz		
				1011	/24	16.67 MHz		
				1100	/26	15.38 MHz		
				1101	/28	14.29 MHz		
				1110	/30	13.33 MHz		
				1111	/32	12.5 MHz (default)		
				When reading the <b>Run-Mode Clock Configuration (RCC)</b> register (see page 71), the SYSDIV value is MINSYSDIV if a lower divider was requested and the PLL is being used. This lower value is allowed to divide a non-PLL source.				
22	USESYSDIV	R/W	0	Use the system clock divider as the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.				
21	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
20	USEPWMDIV	R/W	0	Use the PWM clock divider as the source for the PWM clock.				

Bit/Field	Name	Туре	Reset	Description
19:17	PWMDIV	R/W	0x7	PWM Unit Clock Divisor
				This field specifies the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. This clock is only power 2 divide and rising edge is synchronous without phase shift from the system clock.
				Binary Value Divisor
				000 /2
				001 /4
				010 /8
				011 /16
				100 /32
				101 /64
				110 /64
				111 /64 (default)
16:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PWRDN	R/W	1	PLL Power Down
				This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL.
12	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	BYPASS	R/W	1	PLL Bypass
				Chooses whether the system clock is derived from the PLL output or the OSC source. If set, the clock that drives the system is the OSC source. Otherwise, the clock that drives the system is the PLL output clock divided by the system divider.
10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:6	XTAL	R/W	0xB	This field specifies the crystal value attached to the main oscillator. The encoding for this field is provided in Table 6-3 on page 74.
5:4	OSCSRC	R/W	0x1	Picks among the four input sources for the OSC. The values are:
				Value Input Source  00 Main oscillator (default)  01 Internal oscillator (default)  10 Internal oscillator / 4 (this is necessary if used as input to PLL)  11 reserved

Bit/Field	Name	Type	Reset	Description
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	IOSCDIS	R/W	0	Internal Oscillator (IOSC) Disable
				0: Internal oscillator is enabled.
				1: Internal oscillator is disabled.
0	MOSCDIS	R/W	1	Main Oscillator Disable
				0: Main oscillator is enabled.

Table 6-3. Default Crystal Field Values and PLL Programming

Crystal Number (XTAL Binary Value)	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL
0000	1.000	reserved
0001	1.8432	reserved
0010	2.000	reserved
0011	2.4576	reserved
0100	3.579	545 MHz
0101	3.68	64 MHz
0110	4	MHz
0111	4.09	96 MHz
1000	4.91	52 MHz
1001	5	MHz
1010	5.1	2 MHz
1011	6 MHz (ı	reset value)
1100	6.14	14 MHz
1101	7.37	28 MHz
1110	8	MHz
1111	8.19	92 MHz

1: Main oscillator is disabled (default).


#### Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 71).

The PLL frequency is calculated using the PLLCFG field values, as follows:

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000 Offset 0x064 Type RO, reset -



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:14	OD	RO	-	This field specifies the value supplied to the PLL's OD input.
13:5	F	RO	-	This field specifies the value supplied to the PLL's F input.
4:0	R	RO	-	This field specifies the value supplied to the PLL's R input.

## Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the RCC equivalent register fields when the USERCC2 bit is set. This allows RCC2 to be used to extend the capabilities, while also providing a means to be backward-compatible to previous parts. The fields within the RCC2 register occupy the same bit positions as they do within the RCC register as LSB-justified.

The SYSDIV2 field is wider so that additional larger divisors are possible. This allows a lower system clock frequency for improved Deep Sleep power consumption.

Run-Mode Clock Configuration 2 (RCC2)

Base 0x400F.E000

Offset 0x	100F.E000 070 V, reset 0x(	780.28	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	USERCC2	rese	erved		<del>Г</del>	SY	SDIV2				' '		reserved			
Type Reset	R/W 0	RO 0	RO 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserv	/ed	PWRDN2	reserved	BYPASS2		i i reserve		ed		OSCSRC2		reserved			'
Type Reset	RO 0	RO 0	R/W 1	RO 0	R/W 1	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0
Bit/F	t/Field Name						Reset	Descr	ription							
3	1	L	ISERCC	2	R/W		0	When set, overrides the RCC register fields.								
30:29 reserved		RO		0	comp	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.										
28:	23	5	SYSDIV2	2	R/W		0x0F	Syste	m Clock	Divisor	(6-bit)					
								Speci PLL o		h diviso	or is used	to gene	erate the	system	clock fro	om the
								The P	LL VCO	freque	ncy is 400	MHz.				
			additional diviso much lower frec the <b>RCC</b> registe					is field is wider than the <b>RCC</b> register SYSDIV field in order to provide ditional divisor values. This permits the system clock to be run at a lich lower frequencies during Deep Sleep mode. For example, where RCC register SYSDIV encoding of 111 provides /16, the RCC2 gister SYSDIV2 encoding of 111111 provides /64.								
22:	14	l	reserved		RO		0	comp	atibility w	vith futu	rely on the ire produce ead-modif	cts, the	value of a	reserv		
1;	3	F	PWRDN2	2	R/W		1	When	set, pov	vers do	wn the Pl	LL.				
1:	2	ı	reserved		RO		0	comp	atibility w	vith futu	ely on the re produce ead-modif	cts, the	value of a	reserv	•	
1	1	Е	SYPASS2	2	R/W		1	When	set, byp	asses	the PLL fo	or the cl	ock sour	ce.		
10	:7	l	reserved		RO		0	comp	atibility w	vith futu	ely on the re produce ad-modif	cts, the	value of a	reserv		

	Bit/Field	Name	Туре	Reset	Descript	ion	
	6:4	OSCSRC2	R/W	0	System	Clock S	Source
					Name	Value	Description
					MOSC	0	Main oscillator
					IOSC	1	Internal oscillator
					IOSC/4	2	Internal oscillator / 4
					30kHz	3	30 kHz internal oscillator
					32kHz	7	32 kHz external oscillator
w.DataSheet4U.	3:0 com	reserved	RO		compatib	bility wi	d not rely on the value of a reserved bit. To provide ith future products, the value of a reserved bit should be ss a read-modify-write operation.

## Register 11: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.

Deep Sleep Clock Configuration (DSLPCLKCFG)

Base 0x400F.E000

Offset 0x144 Type R/W, reset 0x0780.0000

31	30	29	28	27	26	25	24	23	22	2 21	20	19	18	17	16
	reserved				DSDI	VORIDE	'			'	'	reserved		'	'
RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W			RO	RO	RO	RO	RO
															0
15	14	13	12	11	10	9	8	7	6	T T	1	3	2	1	0
				reserved											
															RO 0
eld		Name		Type		Reset	Descr	ption							
				•											
29	r	reserved		RO		0									
														eu bit si	iouiu be
	50	DI) (OD)		R/W 0x0F					6.111	.,	. 5	01			
23	DS	DIVORII	JE	R/W		0x0F		•	ıvıder	r field to o	verride w	nen Deep	-Sleep	occurs v	vith PLL
				_											
7	r	reserved		RO		0									
														eu bit si	iodia be
	DC	00000		D 444		0	\ \ \ ( \( \) =		10	200 to be	-11			. 01	
+	DS	OSCSR	(C	R/VV		O	vvnen	set, for	ces ic	JSC to be	CIOCK SO	urce aurir	ig Deep	Sieep	mode.
							Name	e Va	alue	Description	n				
							NOOI	RIDE 0		No overri	de to the	oscillator	clock s	ource is	done
							IOSC	1		Use interr	nal 12 MF	lz oscillat	or as s	ource	
							30kH	z 3		Use 30 kH	Hz interna	al oscillato	or		
							32kH:	z 7		Use 32 kH	dz extern	al oscillat	or		
)	r	eserved		RO		0	Softwa	are shou	ıld no	ot rely on t	he value	of a reser	ved bit	. To prov	⁄ide
							compa	atibility v	vith fu	uture prod	ucts, the	value of a	reserv		
							preser	ved acr	oss a	read-mod	шту-write	operation	١.		
	RO 0 15 RO 0 PRO 15 RO 17 RO 1	reserved	RO	RO	RO	RO	RO	RO	RO	RO	RO RO RO RW RW RW RW RW RW RW RO RO RO 0 0 0 0 0 1 1 1 1 1 1 1 0 0 0 1 15 14 13 12 11 10 9 8 7 6 5 ENDINORIDE  RO R	RO RO RO RO RW RW RW RW RW RW RO RO RO RO 15 14 13 12 11 10 9 8 7 6 5 4 DSOSCSRC  RO R	RO RO RO RO RW RW RW RW RW RW RW RO	RO RO RO RO RW RO	RO R

17

16

#### Register 12: Device Identification 1 (DID1), offset 0x004

25

26

This register identifies the device family, part number, temperature range, pin count, and package type.

22

21

20

19

18

Device Identification 1 (DID1)

30

29

28

Base 0x400F.E000 Offset 0x004 Type RO, reset -

31

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		V	I ER			F	AM					PAR	TNO		1		
Type	RO 0	RO	RO 0	RO	RO	RO	RO 0	RO 0	RO	RO	RO	RO	RO 0	RO 0	RO 0	RO	
Reset		0		1	0	0			1	1	0	0				1	
l.com	15	14	13 I	12	11	10	9	8	7	6 1	5	4	3	2	1	0	
_ [		PINCOUN'				reserved				TEMP		Pł		ROHS	QU		
Type Reset	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO -	RO -	
Bit/Fi	ield		Name		Type		Reset	Descr	iption								
31:2	28		VER		RO		0x1	This field defines the <b>DID1</b> register format version. The versic is numeric. The value of the VER field is encoded as follows encodings are reserved):									
								Value	Descr	ption							
								0x1 First revision of the <b>DID1</b> register format, indicat LM3Snnnn device.							ting a St	tellaris	
27:2	24		FAM		RO		0x0	Family	y								
							This field provides the family identification of the device within the Luminary Micro product portfolio. The value is encoded as follows (all other encodings are reserved):										
								Value	Descri	ption							
								0x0		•	of micro	ocontolle	rs, that	is, all dev	vices wit	th	
									extern	al part n	umbers	starting	with LM	3S.			
23:	16	ſ	PARTNO		RO		0xC1	Part N	lumber								
														ce within gs are re		-	
								Value	Descri	ption							
								0xC1	LM3S	1150							
15:	12	D	INCOUN	т	RO		0x2	Dooks	ao Din	Count							
13.	13	F	INCOUN	1	NO		UXZ		ige Pin				411 -		TI		
												•		vice pacl reserved	-	ie value	
								Value	Descr	ption							
								0x2	100-pi	n packa	ge						

June 14, 2007

Bit/Field	Name	Туре	Reset	Description
12:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	TEMP	RO	0x1	Temperature Range
				This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 Industrial temperature range (-40C to 85C)
IU.com <sub>4:3</sub>	PKG	RO	0x1	Package Type
				This field specifies the package type. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 LQFP package
2	ROHS	RO	1	RoHS-Compliance
				This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status
				This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Engineering Sample (unqualified)
				0x1 Pilot Production (unqualified)
				0x2 Fully Qualified


#### Register 13: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Device Capabilities 0 (DC0)

Base 0x400F.E000 Offset 0x008

Type RO, reset 0x003F.001F



Bit/Field	Name	Туре	Reset	Description
31:16	SRAMSZ	RO	0x003F	SRAM Size Indicates the size of the on-chip SRAM memory.  Value Description 0x003F 16 KB of SRAM
15:0	FLASHSZ	RO	0x001F	Flash Size Indicates the size of the on-chip flash memory.

Value Description 0x001F 64 KB of Flash

## Register 14: Device Capabilities 1 (DC1), offset 0x010

This register is predefined by the part and can be used to verify features. The PWM, SARADCO, MAXADCSPD, WDT, SWO, SWD, and JTAG bits mask the **RCGCO**, **SCGCO**, and **DCGCO** registers. Other bits are passed as 0. MAXADCSPD is clipped to the maximum value specified in **DC1**.

Device Capabilities 1 (DC1)

Base 0x400F.E000 Offset 0x010

Type RO, reset 0x0010.30DF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
						reserved	•	'				PWM		rese	reserved			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0		
.com	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ſ	13		DIV	12	<u>''</u>		erved	•	MPU	HIB	reserved	PLL	WDT	SWO	SWD	JTAG		
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	1	1	0	0	0	0	1	1	0	1	1	1	1	1		
Bit/Fi	eld		Name		Туре	F	Reset	Descr	iption									
31:2	21	r	eserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
20	)		PWM RO 1		1	When set, indicates that the PWM module is present.												
19:1	19:16		eserved		RO		0	compa	atibility w	ith futu	ely on the re produce ad-modif	cts, the v	alue of	a reserv	•			
15:1	12	;	SYSDIV		RO		0x3	hardw	are-dep	endent.	value for See the using the	RCC re	gister fo					
								Value 0x3	Descri Specifi	•	-MHz CF	PU clock	with a F	PLL divid	er of 4.			
11:	8	r	eserved		RO		0	compa	atibility w	ith futu	ely on the re produce ad-modif	cts, the v	alue of	a reserv				
7			MPU		RO		1	modul		ent. See	nat the Co e the ARN J.			•		` ,		
6			HIB		RO		1	When	set, indi	cates th	nat the H	ibernatio	n modu	le is pre	sent.			
5		r	eserved		RO		0	compa	atibility w	ith futu	ely on the re produce ad-modif	cts, the v	alue of	a reserv				
4			PLL		RO		1	When prese		cates th	nat the or	n-chip P	hase Lo	cked Loo	op (PLL)	is		
3			WDT		RO		1	When	set, indi	cates th	nat a wat	chdog ti	mer is p	resent.				

Bit/Field	Name	Туре	Reset	Description
2	SWO	RO	1	When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	1	When set, indicates that the JTAG debugger interface is present.



## Register 15: Device Capabilities 2 (DC2), offset 0x014

This register is predefined by the part and can be used to verify features.

Device Capabilities 2 (DC2)

Base 0x400F.E000 Offset 0x014 Type RO, reset 0x070F.1137

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved			COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	0	0	0	0	1	1	1	1
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
U.com		reserved		I2C0		reserved		QEI0	rese	rved	SSI1	SSI0	reserved	UART2	UART1	UART0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	1	0	0	0	1	0	0	1	1	0	1	1	1

Reset	0	0 0		1	0	0	0	1	0	0	1	1	0	1	1	1
Bit/Fie	ld	Nam	ne		Туре		Reset	Descri	iption							
31:27	7	reser	ved		RO		0	compa	are should atibility wit rved acros	h future	produc	ts, the v	alue of a	reserve		
26		COM	IP2		RO		1	When	set, indica	ates tha	it analog	compa	rator 2 is	present		
25		COM	IP1		RO		1	When	set, indica	ates tha	it analog	compa	rator 1 is	present		
24		COM	IP0		RO		1	When	set, indica	ates tha	it analog	compa	rator 0 is	present		
23:20	)	reser	ved		RO		0	compa	are should atibility wit rved acros	h future	produc	ts, the v	alue of a	reserve		
19		TIME	R3		RO		1	When	set, indica	ates tha	t Gener	al-Purpo	ose Time	r module	3 is pre	esent.
18		TIME	R2		RO		1	When	set, indica	ates tha	t Gener	al-Purpo	se Time	r module	2 is pre	sent.
17		TIME	R1		RO		1	When	set, indica	ates tha	t Gener	al-Purpo	se Time	r module	1 is pre	sent.
16		TIME	R0		RO		1	When	set, indica	ates tha	t Gener	al-Purpo	ose Time	r module	0 is pre	esent.
15:13	3	reser	ved		RO		0	compa	are should atibility wit rved acros	h future	produc	ts, the v	alue of a	reserve		
12		I2C	0		RO		1	When	set, indica	ates tha	it I2C mo	odule 0	is preser	nt.		
11:9		reser	ved		RO		0	compa	are should atibility wit rved acros	h future	produc	ts, the v	alue of a	reserve	•	
8		QEI	10		RO		1	When	set, indica	ates tha	it QEI m	odule 0	is prese	nt.		
7:6		reser	ved		RO		0	compa	are should atibility wit rved acros	h future	produc	ts, the v	alue of a	reserve		
5		SSI	1		RO		1	When	set, indica	ates tha	it SSI m	odule 1	is preser	nt.		
4		SSI	0		RO		1	When	set, indica	ates tha	it SSI m	odule 0	is preser	nt.		

Bit/Field	Name	Туре	Reset	Description
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	RO	1	When set, indicates that UART module 2 is present.
1	UART1	RO	1	When set, indicates that UART module 1 is present.
0	UART0	RO	1	When set, indicates that UART module 0 is present.



## Register 16: Device Capabilities 3 (DC3), offset 0x018

This register is predefined by the part and can be used to verify features.

Device Capabilities 3 (DC3)

Base 0x400F.E000 Offset 0x018 Type RO, reset 0x3F00.BFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	rese	rved	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0				rese	rved	'		
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PWMFAULT	reserved	C2PLUS	C2MINUS	C10	C1PLUS	C1MINUS	C0O	C0PLUS	C0MINUS	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Reset 1	0 1 1	1	1 1	1 1 1 1 1 1 1 1
Bit/Field	Name	Туре	Reset	Description
31:30	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
29	CCP5	RO	1	When set, indicates that Capture/Compare/PWM pin 5 is present.
28	CCP4	RO	1	When set, indicates that Capture/Compare/PWM pin 4 is present.
27	CCP3	RO	1	When set, indicates that Capture/Compare/PWM pin 3 is present.
26	CCP2	RO	1	When set, indicates that Capture/Compare/PWM pin 2 is present.
25	CCP1	RO	1	When set, indicates that Capture/Compare/PWM pin 1 is present.
24	CCP0	RO	1	When set, indicates that Capture/Compare/PWM pin 0 is present.
23:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	PWMFAULT	RO	1	When set, indicates that the PWM Fault pin is present.
14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	C2PLUS	RO	1	When set, indicates that the analog comparator 2 (+) input pin is present.
12	C2MINUS	RO	1	When set, indicates that the analog comparator 2 (-) input pin is present. $ \\$
11	C10	RO	1	When set, indicates that the analog comparator 1 output pin is present.
10	C1PLUS	RO	1	When set, indicates that the analog comparator 1 (+) input pin is present.
9	C1MINUS	RO	1	When set, indicates that the analog comparator 1 (-) input pin is present. $ \\$
8	C0O	RO	1	When set, indicates that the analog comparator 0 output pin is present.
7	C0PLUS	RO	1	When set, indicates that the analog comparator 0 (+) input pin is present.
6	COMINUS	RO	1	When set, indicates that the analog comparator 0 (-) input pin is present. $ \\$

Bit/Field	Name	Туре	Reset	Description
5	PWM5	RO	1	When set, indicates that the PWM pin 5 is present.
4	PWM4	RO	1	When set, indicates that the PWM pin 4 is present.
3	PWM3	RO	1	When set, indicates that the PWM pin 3 is present.
2	PWM2	RO	1	When set, indicates that the PWM pin 2 is present.
1	PWM1	RO	1	When set, indicates that the PWM pin 1 is present.
0	PWM0	RO	1	When set, indicates that the PWM pin 0 is present.




## Register 17: Device Capabilities 4 (DC4), offset 0x01C

This register is predefined by the part and can be used to verify features.

Device Capabilities 4 (DC4)

Base 0x400F.E000 Offset 0x01C

Type RO, reset 0x0000.00FF



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	GPIOH	RO	1	When set, indicates that GPIO Port H is present.
6	GPIOG	RO	1	When set, indicates that GPIO Port G is present.
5	GPIOF	RO	1	When set, indicates that GPIO Port F is present.
4	GPIOE	RO	1	When set, indicates that GPIO Port E is present.
3	GPIOD	RO	1	When set, indicates that GPIO Port D is present.
2	GPIOC	RO	1	When set, indicates that GPIO Port C is present.
1	GPIOB	RO	1	When set, indicates that GPIO Port B is present.
0	GPIOA	RO	1	When set, indicates that GPIO Port A is present.

#### Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

www.DataSheet4Run Mode Clock Gating Control Register 0 (RCGC0)

Base 0x400F.E000 Offset 0x100

6

5:4

3

2:0

reserved

**WDT** 

reserved

RO

R/W


RO

0

0

0

Type R/W, reset 0x00000040



preserved across a read-modify-write operation. This bit controls the clock gating for the PWM module. If set, the unit 20 PWM R/W 0 receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault. 19:7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

HIB R/W 0 This bit controls the clock gating for the Hibernation module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

compatibility with future products, the value of a reserved bit should be

This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 19: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes. bit was changed to

w.DataSheet4U.com

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Base 0x400F.E000 Offset 0x110

Type R/W, reset 0x00000040

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						reserved						PWM		rese	rved	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		1	reserved	1		1	1	НІВ	rese	rved	WDT		reserved	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM	R/W	0	This bit controls the clock gating for the PWM module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
19:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	HIB	R/W	0	This bit controls the clock gating for the Hibernation module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.

Bit/Field	Name	Type	Reset	Description
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.



# Register 20: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120


This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes. bit was changed to

w.DataSheet4U.com

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Base 0x400F.E000 Offset 0x120

Type R/W, reset 0x00000040



Bit/Field	Name	Type	Reset	Description
31:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM	R/W	0	This bit controls the clock gating for the PWM module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
19:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	HIB	R/W	0	This bit controls the clock gating for the Hibernation module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.

Bit/Field	Name	Type	Reset	Description
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.



#### Register 21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Mark Data Sheet 4 Run Mode Clock Gating Control Register 1 (RCGC1)

Base 0x400F.E000 Offset 0x104

Type R/W, reset 0x00000000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved	'	l 	COMP2	COMP1	COMP0		rese	rved	l	TIMER3	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Neset		U							U						U	
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0		reserved		QEI0	rese	erved	SSI1	SSI0	reserved	UART2	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0
Neset	U	U	U	U	U	O	U	U	U	· ·	U	U	O	U	U	0
D:#/E:			N1		<b>T</b>	_	<b>3</b> 4	D								
Bit/Fi	ieia		Name		Туре	r	Reset	Descri	ption							
31:2	27	r	eserved		RO		0	Softwa	are shou	uld not re	ely on the	e value	of a rese	rved bit.	To prov	ide
													value of		ed bit sh	ould be
								preser	ved acr	oss a rea	ad-modi	ry-write	operation	٦.		
26	6	(	COMP2		R/W		0	This b	it contro	ls the clo	ck gatin	g for an	alog com	parator	2. If set,	the unit
													vise, the			
								disable a bus		e unit is u	inclocke	d, reads	or writes	to the u	nit will g	enerate
								a bus	iauit.							
25	5	(	COMP1		R/W		0				•	_	alog com	•		
													vise, the or writes			
								a bus		o ariit io a	inologico	a, roudo	or writes	, to the d	w 9	criciate
24		(	COMP0		R/W		0						alog com vise, the			
													or writes			
								a bus	fault.							
23:2	20	r	eserved		RO		0	Softwa	are shou	ıld not re	ely on the	- value	of a rese	rved hit	To prov	ide
20.2	_0	•	COCIVCO		110		Ū				-		value of a			
								preser	ved acr	oss a rea	ad-modi	fy-write	operation	٦.		
19	)	-	TIMER3		R/W		0	This h	it contro	ols the cla	ock gatir	na for G	eneral-P	urnose T	Timer m	odule 3
	,		IIIVILITO		1000		Ū						ctions. C			
												unit is u	nclocked	d, reads	or write:	s to the
								unit wi	ıı gener	ate a bu	s tault.					

Bit/Field	Name	Type	Reset	Description
18	TIMER2	R/W	0	This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16 et4U.com	TIMER0	R/W	0	This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	12C0	R/W	0	This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	QEI0	R/W	0	This bit controls the clock gating for QEI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	This bit controls the clock gating for SSI module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	SSI0	R/W	0	This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	This bit controls the clock gating for UART module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	UART1	R/W	0	This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Bit/Field	Name	Туре	Reset	Description
0	UART0	R/W	0	This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.



# Register 22: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

w.DataSheet4U.com

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Base 0x400F.E000 Offset 0x114

Type R/W, reset 0x00000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		' '	reserved			COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Type	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0		reserved		QEI0	rese	erved	SSI1	SSI0	reserved	UART2	UART1	UART0
Type	RO	RO	RO	R/W	RO	RO	RO	R/W	RO	RO	R/W	R/W	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26	COMP2	R/W	0	This bit controls the clock gating for analog comparator 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
25	COMP1	R/W	0	This bit controls the clock gating for analog comparator 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
24	COMP0	R/W	0	This bit controls the clock gating for analog comparator 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	R/W	0	This bit controls the clock gating for General-Purpose Timer module 3. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	R/W	0	This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16 U.com	TIMER0	R/W	0	This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	QEI0	R/W	0	This bit controls the clock gating for QEI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	This bit controls the clock gating for SSI module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	SSI0	R/W	0	This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	This bit controls the clock gating for UART module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	UART1	R/W	0	This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Bit/Field	Name	Туре	Reset	Description
0	UART0	R/W	0	This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.



# Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

w.DataSheet4U.com

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1)

Base 0x400F.E000 Offset 0x124

Type R/W, reset 0x00000000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved			COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Туре	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0		reserved	i	QEI0	rese	rved	SSI1	SSI0	reserved	UART2	UART1	UART0
Type	RO	RO	RO	R/W	RO	RO	RO	R/W	RO	RO	R/W	R/W	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26	COMP2	R/W	0	This bit controls the clock gating for analog comparator 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
25	COMP1	R/W	0	This bit controls the clock gating for analog comparator 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
24	COMP0	R/W	0	This bit controls the clock gating for analog comparator 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	R/W	0	This bit controls the clock gating for General-Purpose Timer module 3. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	R/W	0	This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16 et4U.com	TIMER0	R/W	0	This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	QEI0	R/W	0	This bit controls the clock gating for QEI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	This bit controls the clock gating for SSI module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	SSI0	R/W	0	This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	This bit controls the clock gating for UART module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	UART1	R/W	0	This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Bit/Field	Name	Туре	Reset	Description
0	UART0	R/W	0	This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.




#### Register 24: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. RCGC2 is the clock configuration register for running operation, SCGC2 for Sleep operation, and DCGC2 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

www.DataSheet4Run Mode Clock Gating Control Register 2 (RCGC2)

Base 0x400F.E000 Offset 0x108

Type R/W, reset 0x00000000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	GPIOH	R/W	0	This bit controls the clock gating for Port H. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
6	GPIOG	R/W	0	This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
5	GPIOF	R/W	0	This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	GPIOE	R/W	0	This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3	GPIOD	R/W	0	This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Bit/Field	Name	Type	Reset	Description
1	GPIOB	R/W	0	This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.




# Register 25: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. RCGC2 is the clock configuration register for running operation, SCGC2 for Sleep operation, and DCGC2 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

w.DataSneet4U.com

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Base 0x400F.E000 Offset 0x118 Type R/W, reset 0x00000000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	GPIOH	R/W	0	This bit controls the clock gating for Port H. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
6	GPIOG	R/W	0	This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
5	GPIOF	R/W	0	This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	GPIOE	R/W	0	This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3	GPIOD	R/W	0	This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Bit/Field	Name	Type	Reset	Description
1	GPIOB	R/W	0	This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.



# Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128


This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

w.DataSheet4U.com

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Base 0x400F.E000 Offset 0x128

Type R/W, reset 0x00000000



Bit/Field	Name	Tuno	Donot	Description
Divrieid	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be
				preserved across a read-modify-write operation.
7	GPIOH	R/W	0	This bit controls the clock gating for Port H. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
6	GPIOG	R/W	0	This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
5	GPIOF	R/W	0	This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	GPIOE	R/W	0	This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3	GPIOD	R/W	0	This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Bit/Field	Name	Type	Reset	Description
1	GPIOB	R/W	0	This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.




# Register 27: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the Device Capabilities 1 (DC1) register.

#### Software Reset Control 0 (SRCR0)

Base 0x400F.E000 Offset 0x040

Type R/W, reset 0x00000000



Bit/Field	Name	Туре	Reset	Description
31:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM	R/W	0	Reset control for PWM module.
19:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	HIB	R/W	0	Reset control for the Hibernation module.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	Reset control for Watchdog unit.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 28: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the **Device Capabilities 2 (DC2)** register.

Software Reset Control 1 (SRCR1)

Base 0x400F.E000

Offset 0x044
Type R/W, reset 0x00000000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved			COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Туре	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
U.com		reserved		I2C0		reserved		QEI0	rese	rved	SSI1	SSI0	reserved	UART2	UART1	UART0
Туре	RO	RO	RO	R/W	RO	RO	RO	R/W	RO	RO	R/W	R/W	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fie	ld		Name		Туре		Reset	Descrip	otion							
31:27	7	re	eserved		RO		0	compa	re should tibility with ved acros	n future	produc	ts, the va	alue of a	reserve		
26		C	COMP2		R/W		0	Reset	control for	analog	compa	arator 2.				
25		C	COMP1		R/W		0	Reset	control for	analog	compa	arator 1.				
24		C	COMP0		R/W		0	Reset	control for	analog	compa	arator 0.				
23:20	)	re	eserved		RO		0	compa	re should tibility with ved acros	n future	produc	ts, the va	alue of a	reserve		
19		Т	IMER3		R/W		0	Reset	control for	Genera	al-Purp	ose Time	er modul	le 3.		
18		Т	IMER2		R/W		0	Reset	control for	Genera	al-Purp	ose Time	er modul	e 2.		
17		Т	IMER1		R/W		0	Reset	control for	Genera	al-Purp	ose Time	er modul	e 1.		
16		T	IMER0		R/W		0	Reset	control for	Genera	al-Purp	ose Time	er modul	e 0.		
15:13	3	re	eserved		RO		0	compa	re should tibility with ved acros	n future	produc	ts, the va	alue of a	reserve		
12			I2C0		R/W		0	Reset	control for	· I2C un	it 0.					
11:9		re	eserved		RO		0	compa	re should tibility with ved acros	n future	produc	ts, the va	alue of a	reserve		
8			QEI0		R/W		0	Reset	control for	QEI un	it O.					
7:6		re	eserved		RO		0	compa	re should tibility with ved acros	n future	produc	ts, the va	alue of a	reserve		
5			SSI1		R/W		0	Reset	control for	SSI un	it 1.					
4			SSI0		R/W		0	Reset	control for	SSI un	it 0.					

Bit/Field	Name	Туре	Reset	Description
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	Reset control for UART unit 2.
1	UART1	R/W	0	Reset control for UART unit 1.
0	UART0	R/W	0	Reset control for UART unit 0.

ww.DataSheet4U.com



# Register 29: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the **Device Capabilities 4 (DC4)** register.

#### Software Reset Control 2 (SRCR2)

Base 0x400F.E000

Offset 0x048
Type R/W, reset 0x00000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	1		rese	rved I	1				1		•
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
U.com		'	1	rese	rved L	'		'	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	GPIOH	R/W	0	Reset control for GPIO Port H.
6	GPIOG	R/W	0	Reset control for GPIO Port G.
5	GPIOF	R/W	0	Reset control for GPIO Port F.
4	GPIOE	R/W	0	Reset control for GPIO Port E.
3	GPIOD	R/W	0	Reset control for GPIO Port D.
2	GPIOC	R/W	0	Reset control for GPIO Port C.
1	GPIOB	R/W	0	Reset control for GPIO Port B.
0	GPIOA	R/W	0	Reset control for GPIO Port A.

# 7 Hibernation Module

#### HIB

The Hibernation Module manages removal and restoration of power to the rest of the microcontroller to provide a means for reducing power consumption. When the processor and peripherals are idle, power can be completely removed with only the Hibernation Module remaining powered. Power can be restored based on an external signal, or at a certain time using the built-in real-time clock (RTC). The Hibernation module can be independently supplied from a battery or an auxillary power supply.


The Hibernation module has the following features:

- Power-switching logic to discrete external regulator
- Dedicated pin for waking from an external signal
- Low-battery detection, signalling, and interrupt generation
- 32-bit real-time counter (RTC)
- Two 32-bit RTC match registers for timed wake-up and interrupt generation
- Clock source from a 32.768-kHz external oscillator or a 4.194304-MHz crystal
- RTC trim predivider for making fine adjustments to the clock rate
- 64 32-bit words of non-volatile memory
- Programmable interrupts for RTC match, external wake, and low battery events

ww.DataSheet4U.con

# 7.1 Block Diagram

Figure 7-1. Hibernation Module Block Diagram



# 7.2 Functional Description

The Hibernation module controls the power to the processor with an enable signal ( $\overline{\texttt{HIB}}$ ) that signals an external voltage regulator to turn off. The Hibernation module itself is powered from a separate supply such as a battery or auxillary supply. It also has a separate clock source to maintain a real-time clock (RTC). Once in hibernation, the module signals an external voltage regulator to turn back on the power when an external pin ( $\overline{\texttt{WAKE}}$ ) is asserted, or when the internal RTC reaches a certain value. The Hibernation module can also detect when the battery voltage is low, and optionally prevent hibernation when this occurs.

Power-up from a power cut to code execution is defined as the regulator turn-on time (specifed at 250 µs maximum) plus the normal chip POR (see Figure 21-11 on page 447).

## 7.2.1 Register Access Timing

Because the Hibernation module has an independent clocking domain, certain registers must be written only with a timing gap between accesses. The delay time is  $t_{\rm HIB\_REG\_WRITE}$ , therefore software must guarantee that a delay of  $t_{\rm HIB\_REG\_WRITE}$  is inserted between back-to-back writes to certain Hibernation registers, or between a write followed by a read to those same registers. There is no restriction on timing for back-to-back reads from the Hibernation module. Refer to "Register Descriptions" on page 118 for details about which registers are subject to this timing restriction.

ww.DataSheet4U.cor

#### 7.2.2 Clock Source

The Hibernation module must be clocked by an external source, even if the RTC feature will not be used. An external oscillator or crystal can be used for this purpose. To use a crystal, a 4.194304-MHz crystal is connected to the XOSCO and XOSCO pins. This clock signal will be divided by 128 internally to produce the 32.768-kHz clock reference. To use a more precise clock source, a 32.768-kHz oscillator can be connected to the XOSCO pin.

The clock source is enabled by setting the CLK32EN bit of the **HIBCTL** register. The type of clock source is selected by setting the CLK3EL bit to 0 for a 4.194304-MHz clock source, and to 1 for a 32.768-kHz clock source. If the bit is set to 0, the input clock is divided by 128, resulting in a 32.768-kHz clock source. If a crystal is used for the clock source, the software must leave a delay of  $\texttt{t}_{\texttt{XOSC\_SETTLE}}$  after setting the CLK32EN bit and before any other accesses to the Hibernation module registers. The delay allows the crystal to power up and stabilize. If an oscillator is used for the clock source, no delay is needed.

w.DataSheet4U.com

#### 7.2.3 Battery Management

The Hibernation module can be independently powered by a battery or an auxiliary power source. The module can monitor the voltage level of the battery and detect when the voltage becomes too low. When this happens, an interrupt can be generated. The module can also be configured so that it will not go into Hibernate mode if the battery voltage is too low.

Note that the Hibernation module draws power from whichever source (VBAT or VDD) has the higher voltage. Therefore, it is important to design the circuit to ensure that VDD is higher that VBAT under nominal conditions or else the Hibernation module draws power from the battery even when VDD is available.

The Hibernation module can be configured to detect a low battery condition by setting the LOWBATEN bit of the **HIBCTL** register. In this configuration, the LOWBAT bit of the **HIBRIS** register will be set when the battery level is low. If the VABORT bit is also set, then the module is prevented from entering Hibernation mode when a low battery is detected. The module can also be configured to generate an interrupt for the low-battery condition (see "Interrupts and Status" on page 116).

#### 7.2.4 Real-Time Clock

The Hibernation module includes a 32-bit counter that increments once per second with a proper clock source and configuration (see "Clock Source" on page 115). The 32.768-kHz clock signal is fed into a trim predivider which counts down from a nominal value of 0x7FFF to achieve a once per second clock rate for the RTC. The trim predivider register can be adjusted up or down to compensate for inaccuracies in the clock source. The trim predivider should be adjusted up from 0x7FFF in order to slow down the RTC rate, and down from 0x7FFF in order to speed up the RTC rate.

The Hibernation module includes two 32-bit match registers that are compared to the value of the RTC counter. The match registers can be used to wake the processor from hibernation mode, or to generate an interrupt to the processor if it is not in hibernation.

The RTC must be enabled with the RTCEN bit of the **HIBCTL** register. The value of the RTC can be set at any time by writing to the **HIBRTCLD** register. The trim predivider can be adjusted by reading and writing the **HIBRTCT** register. The predivider is updated once every 64 seconds from this register. The two match registers can be set by writing to the **HIBRTCM0** and **HIBRTCM1** registers. The RTC can be configured to generate interrupts by using the interrupt registers (see "Interrupts and Status" on page 116).

#### 7.2.5 Non-Volatile Memory

The Hibernation module contains 64 32-bit words of memory which are retained during hibernation. This memory is powered from the battery or auxillary power supply during hibernation. The processor software can save state information in this memory prior to hibernation, and can then recover the state upon waking. The non-volatile memory can be accessed through the **HIBDATA** registers.

#### 7.2.6 Power Control

The Hibernation module controls power to the processor through the use of the  $\overline{\tt HIB}$  pin, which is intended to be connected to the enable signal of the external regulator(s) providing 3.3 V and/or 2.5 V to the microcontroller. When the  $\overline{\tt HIB}$  signal is asserted by the Hibernation module, the external regulator is turned off and no longer powers the microcontroller. The Hibernation module remains powered from the VBAT supply, which could be a battery or an auxillary power source. Hibernation mode is initiated by the microcontroller setting the HIBREQ bit of the **HIBCTL** register. Prior to doing this, a wake-up condition must be configured, either from the external  $\overline{\tt WAKE}$  pin, or by using an RTC match.

The Hibernation module is configured to wake from the external WAKE pin by setting the PINWEN bit of the **HIBCTL** register. It is configured to wake from RTC match by setting the RTCWEN bit. Either one or both of these bits can be set prior to going into hibernation.

When the Hibernation module wakes, the microcontroller will see a normal power-on reset. It can detect that the power-on was due to a wake from hibernation by examining the raw interrupt status register (see "Interrupts and Status" on page 116) and by looking for state data in the non-volatile memory (see "Non-Volatile Memory" on page 116).

## 7.2.7 Interrupts and Status

The Hibernation module can generate interrupts when the following conditions occur:

- Assertion of WAKE pin
- RTC match
- Low battery detected

All of the interrupts are ORed together before being sent to the interrupt controller, so the Hibernate module can only generate a single interrupt request to the controller at any given time. The software interrupt handler can service multiple interrupt events by reading the **HIBMIS** register. Software can also read the status of the Hibernation module at any time by reading the **HIBRIS** register which shows all of the pending events. This register can be used at power-on to see if a wake condition is pending, which indicates to the software that a hibernation wake occurred.

The events that can trigger an interrupt are configured by setting the appropriate bits in the **HIBIM** register. Pending interrupts can be cleared by writing the corresponding bit in the **HIBIC** register.

# 7.3 Initialization and Configuration

The Hibernation module can be configured in several different combinations. The following sections show the recommended programming sequence for various scenarios. The examples below assume that a 32.768-kHz oscillator is used, and thus always show bit 2 (CLKSEL) of the **HIBCTL** register set to 1. If a 4.194304-MHz crystal is used instead, then the CLKSEL bit remains cleared. Because the Hibernation module runs at 32 kHz and is asynchronous to the rest of the system, software must allow a delay of  $t_{\rm HIB-REG-WRITE}$  after writes to certain registers (see "Register Access

/ww.DataSheet4U.com

Timing" on page 114). The registers that require a delay are denoted with a footnote in Table 7-1 on page 118.

#### 7.3.1 Initialization

The clock source must be enabled first, even if the RTC will not be used. If a 4.194304-MHz crystal is used, perform the following steps:

- 1. Write 0x40 to the **HIBCTL** register at offset 0x10 to enable the crystal and select the divide-by-128 input path.
- 2. Wait for a time of  $t_{XOSC\_SETTLE}$  for the crystal to power up and stabilize before performing any other operations with the Hibernation module.

If a 32.678-kHz oscillator is used, then perform the following steps:

- 1. Write 0x44 to the **HIBCTL** register at offset 0x10 to enable the oscillator input.
- No delay is necessary.

The above is only necessary when the entire system is initialized for the first time. If the processor is powered due to a wake from hibernation, then the Hibernation module has already been powered up and the above steps are not necessary. The software can detect that the Hibernation module and clock are already powered by examining the CLK32EN bit of the **HIBCTL** register.

#### 7.3.2 RTC Match Functionality (No Hibernation)

The following steps are needed to use the RTC match functionality of the Hibernation module:

- 1. Write the required RTC match value to one of the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Set the required RTC match interrupt mask in the RTCALT0 and RTCALT1 bits (bits 1:0) in the HIBIM register at offset 0x014.
- 4. Write 0x0000.0041 to the **HIBCTL** register at offset 0x010 to enable the RTC to begin counting.

#### 7.3.3 RTC Match/Wake-Up from Hibernation

The following steps are needed to use the RTC match and wake-up functionality of the Hibernation module:

- 1. Write the required RTC match value to the **RTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the **HIBDATA** register at offsets 0x030-0x130.
- 4. Set the RTC Match Wake-Up and start the hibernation sequence by writing 0x0000.004F to the **HIBCTL** register at offset 0x010.

#### 7.3.4 External Wake-Up from Hibernation

The following steps are needed to use the Hibernation module with the external  $\overline{WAKE}$  pin as the wake-up source for the microcontroller:

7.3.4

June 14, 2007 117

- 1. Write any data to be retained during power cut to the **HIBDATA** register at offsets 0x030-0x130.
- 2. Enable the external wake and start the hibernation sequence by writing 0x0000.0056 to the **HIBCTL** register at offset 0x010.

#### 7.3.5 RTC/External Wake-Up from Hibernation

- 1. Write the required RTC match value to the **RTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the **HIBDATA** register at offsets 0x030-0x130.
- Set the RTC Match/External Wake-Up and start the hibernation sequence by writing 0x0000.005F to the HIBCTL register at offset 0x010.

## 7.4 Register Map

Note: HIBRTCC, HIBRTCM0, HIBRTCM1, HIBRTCLD, HIBRTCT, and HIBDATA are internal BAPI module registers on the VBAPI voltage domain and the 32-kHz clock domain.

**Table 7-1. Hibernation Module Register Map** 

Offset	Name	Туре	Reset	Description	See page
0x000	HIBRTCC	RO	0x0000.0000	Hibernation RTC Counter	119
0x004	HIBRTCM0	R/W	0xFFFF.FFFF	Hibernation RTC Match 0	120
800x0	HIBRTCM1	R/W	0xFFFF.FFFF	Hibernation RTC Match 1	121
0x00C	HIBRTCLD	R/W	0xFFFF.FFFF	Hibernation RTC Load	122
0x010	HIBCTL	R/W	0x0000.0000	Hibernation Control	123
0x014	HIBIM	R/W	0x0000.0000	Hibernation Interrupt Mask	125
0x018	HIBRIS	RO	0x0000.0000	Hibernation Raw Interrupt Status	126
0x01C	HIBMIS	RO	0x0000.0000	Hibernation Masked Interrupt Status	127
0x020	HIBIC	W1C	0x0000.0000	Hibernation Interrupt Clear	128
0x024	HIBRTCT	R/W	0x0000.0000	Hibernation RTC Trim	129
0x030- 0x12C	HIBDATA	R/W	0x0000.0000	Hibernation Data	130

# 7.5 Register Descriptions


All addresses given are relative to the Hibernation module Base Address at 0x400F.C000.

# Register 1: Hibernation RTC Counter (HIBRTCC), offset 0x000

This register is the current 32-bit value of the RTC counter.

Hibernation RTC Counter (HIBRTCC)

Offset 0x000 Type RO, reset 0x0000.0000




A read returns the 32-bit counter value. This register is read-only. To change the value, use the HIBRTCLD register.

## Register 2: Hibernation RTC Match 0 (HIBRTCM0), offset 0x004

This register is the 32-bit match 0 register for the RTC counter.

Hibernation RTC Match 0 (HIBRTCM0)

Offset 0x004 Type R/W, reset 0xFFFF.FFF



Bit/Field Name Description Type Reset 31:0 RTCM0 R/W 0xFFFF.FFFF RTC Match 0

A write loads the value into the RTC match register.


A read returns the current match value.

## Register 3: Hibernation RTC Match 1 (HIBRTCM1), offset 0x008

This register is the 32-bit match 1 register for the RTC counter.

Hibernation RTC Match 1 (HIBRTCM1)

Offset 0x008 Type R/W, reset 0xFFFF.FFF



Bit/Field Name Description Type Reset 31:0 RTCM1 R/W 0xFFFF.FFFF RTC Match 1

A write loads the value into the RTC match register.


A read returns the current match value.

# Register 4: Hibernation RTC Load (HIBRTCLD), offset 0x00C

This register is the 32-bit value loaded into the RTC counter.

Hibernation RTC Load (HIBRTCLD)

Offset 0x00C Type R/W, reset 0xFFFF.FFF



Bit/Field Name Description Type Reset 31:0 RTCLD R/W 0xFFFF.FFFF RTC Load

A writes load the current value into the RTC counter (RTCC).

A read returns the 32-bit load value.

# Register 5: Hibernation Control (HIBCTL), offset 0x010

This register is the control register for the Hibernation module.

Hibernation Control (HIBCTL)

Offset 0x010

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	ı 			rese	rved I	1			 			
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved I				VABORT	CLK32EN	LOWBATEN	PINWEN	RTCWEN	CLKSEL	HIBREQ	RTCEN
U.CType *	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	VABORT	R/W	0	Power Cut Abort Enable
				0: Power Cut occurs during a low-battery alert
				1: Power Cut is aborted
6	CLK32EN	R/W	0	32-kHz Oscillator Enable
				0: Disabled
				1: Enabled
				This bit must be enabled to use the Hibernation module. If a crystal is used, then software should wait 20 ms after setting this bit to allow the crystal to power up and stabilize.
5	LOWBATEN	R/W	0	LOW BAT Monitoring Enable
				0: Disabled
				1: Enabled
				When set, low battery voltage detection is enabled.
4	PINWEN	R/W	0	External WAKE Pin Enable
				0: Disabled
				1: Enabled
				When set, an external event on the $\overline{\mathtt{WAKE}}$ pin will re-power the device.
3	RTCWEN	R/W	0	RTC Wake-up Enable
				0: Disabled
				1: Enabled
				When set, an RTC match event (RTC0 or RTC1) will re-power the device

June 14, 2007 123

register 0 or 1.

based on the RTC counter value matching the corresponding match


	Bit/Field	Name	Туре	Reset	Description
	2	CLKSEL	R/W	0	Hibernation Module Clock Select
					0: Use Divide by 128 output. Use this value for a 4-MHz crystal.
					1: Use raw output. Use this value for a 32-kHz oscillator.
	1	HIBREQ	R/W	0	Hibernation Request
					0: Disabled
					1: Hibernation initiated
					After a wake-up event, this bit is cleared by hardware.
ww.DataSheet	0	RTCEN	R/W	0	RTC Timer Enable
					0: Disabled
					1: Enabled

# Register 6: Hibernation Interrupt Mask (HIBIM), offset 0x014

This register is the interrupt mask register for the Hibernation module interrupt sources.

Hibernation Interrupt Mask (HIBIM)

Offset 0x014 Type R/W, reset 0x0000.0000



		v		
Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x000.0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	EXTW	R/W	0	External Wake-Up Interrupt Mask
				0: Masked
				1: Unmasked
2	LOWBAT	R/W	0	Low Battery Voltage Interrupt Mask
				0: Masked
				1: Unmasked
1	RTCALT1	R/W	0	RTC Alert1 Interrupt Mask
				0: Masked
				1: Unmasked
0	RTCALT0	R/W	0	RTC Alert0 Interrupt Mask
				0: Masked
				1: Unmasked


June 14, 2007

# Register 7: Hibernation Raw Interrupt Status (HIBRIS), offset 0x018

This register is the raw interrupt status for the Hibernation module interrupt sources.

Hibernation Raw Interrupt Status (HIBRIS)

Offset 0x018 Type RO, reset 0x0000.0000




Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x000.0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	EXTW	RO	0	External Wake-Up Raw Interrupt Status
2	LOWBAT	RO	0	Low Battery Voltage Raw Interrupt Status
1	RTCALT1	RO	0	RTC Alert1 Raw Interrupt Status
0	RTCALT0	RO	0	RTC Alert0 Raw Interrupt Status

## Register 8: Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C

This register is the masked interrupt status for the Hibernation module interrupt sources.

Hibernation Masked Interrupt Status (HIBMIS)

Offset 0x01C Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x000.0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	EXTW	RO	0	External Wake-Up Masked Interrupt Status
2	LOWBAT	RO	0	Low Battery Voltage Masked Interrupt Status
1	RTCALT1	RO	0	RTC Alert1 Masked Interrupt Status
0	RTCALT0	RO	0	RTC Alert0 Masked Interrupt Status

# Register 9: Hibernation Interrupt Clear (HIBIC), offset 0x020

This register is the interrupt write-one-to-clear register for the Hibernation module interrupt sources.

Hibernation Interrupt Clear (HIBIC)

Offset 0x020 Type W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	'	 			rese	rved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	'	•	! !	rese	rved	•		l			EXTW	LOWBAT	RTCALT1	RTCALT0
U.CType *	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x000.0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	EXTW	R/W1C	0	External Wake-Up Masked Interrupt Clear
				Reads return an indeterminate value.
2	LOWBAT	R/W1C	0	Low Battery Voltage Masked Interrupt Clear
				Reads return an indeterminate value.
1	RTCALT1	R/W1C	0	RTC Alert1 Masked Interrupt Clear
				Reads return an indeterminate value.
0	RTCALT0	R/W1C	0	RTC Alert0 Masked Interrupt Clear
				Reads, return an indeterminate value.


## Register 10: Hibernation RTC Trim (HIBRTCT), offset 0x024

This register contains the value that is used to trim the RTC clock predivider. It represents the computed underflow value that is used during the trim cycle. It is represented as  $0x7FFF \pm N$  clock cycles.

#### Hibernation RTC Trim (HIBRTCT)

Offset 0x024

Type R/W, reset 0x0000.0000



This value is loaded into the RTC predivider every 64 seconds. It is used to adjust the RTC rate to account for drift and inaccuracy in the clock source. The compensation is made by software by adjusting the default value of 0x7FFF up or down.


**Luminary Micro Confidential-Advance Product Information** 

## Register 11: Hibernation Data (HIBDATA), offset 0x030-0x12C

This address space is implemented as a 64x32-bit memory (256 bytes). It can be loaded by the system processor in order to store any non-volatile state data and will not lose power during a power cut operation.

#### Hibernation Data (HIBDATA)

Offset 0x030-0x12C Type R/W, reset 0x0000.0000




# 8 Internal Memory

#### **FLASH**

The LM3S1150 microcontroller comes with 16 KB of bit-banded SRAM and 64 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

# 8.1 Block Diagram

Figure 8-1. Flash Block Diagram



# 8.2 Functional Description

This section describes the functionality of both the flash and SRAM memories.

# 8.2.1 SRAM Memory

The internal SRAM of the Stellaris<sup>®</sup> devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

ww.DataSheet4U.com

The bit-band alias is calculated by using the formula:

```
bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)
```

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

```
0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C
```

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

#### www.DataSheet4**8.2.2 Flash Memory**

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

#### 8.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

#### 8.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks inone pair of 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed. The contents of the memory block are prohibited from being accessed as data and traversing the DCode bus.

The policies may be combined as shown in Table 8-1 on page 133.

**Table 8-1. Flash Protection Policy Combinations** 

<b>FMPPE</b> n	FMPREn	Protection
0		Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0		Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. Details on programming these bits are discussed in "Nonvolatile Register Programming" on page 134.

# 8.3 Flash Memory Initialization and Configuration

#### 8.3.1 Flash Programming

The Stellaris<sup>®</sup> devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

#### 8.3.1.1 To program a 32-bit word:

- 1. Write source data to the FMD register.
- Write the target address to the FMA register.
- Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- Poll the FMC register until the WRITE bit is cleared.

#### 8.3.1.2 To perform an erase of a 1-KB page:

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the FMC register.
- 3. Poll the **FMC** register until the ERASE bit is cleared.

#### 8.3.1.3 To perform a mass erase of the flash:

1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the FMC register.

**Luminary Micro Confidential-Advance Product Information** 

2. Poll the FMC register until the MERASE bit is cleared.

June 14, 2007

#### 8.3.2 Nonvolatile Register Programming

This section discusses how to update registers that are resident within the flash memory itself. These registers exist in a separate space from the main flash array and are not affected by an ERASE or MASS ERASE operation. These nonvolatile registers are updated by using the COMT bit in the **FMC** register to activate a write operation. For the **USER\_DBG** register, the data to be written must be loaded into the **FMD** register before it is "committed". All other registers are R/W and can have their operation tried before committing them to nonvolatile memory.

Important: These register can only have bits changed from 1 to 0 by the user and there is no mechanism for the user to erase them back to a 1 value.

In addition, the **USER\_REG0**, **USER\_REG1**, and **USER\_DBG** use bit 31 (NOTWRITTEN) of their respective registers to indicate that they are available for user write. These three registers can only be written once whereas the flash protection registers may be written multiple times. Table 8-2 on page 134 provides the FMA address required for commitment of each of the registers and the source of the data to be written when the COMT bit of the **FMC** register is written with a value of 0xA442.0008. After writing the COMT bit, the user may poll the **FMC** register to wait for the commit operation to complete.

Table 8-2. Flash Resident Registers<sup>a</sup>

Register to be Committed	FMA Value	Data Source
FMPRE0	0x0000.0000	FMPRE0
FMPRE1	0x0000.0002	FMPRE1
FMPRE2	0x0000.0004	FMPRE2
FMPRE3	0x0000.0008	FMPRE3
FMPPE0	0x0000.0001	FMPPE0
FMPPE1	0x0000.0003	FMPPE1
FMPPE2	0x0000.0005	FMPPE2
FMPPE3	0x0000.0007	FMPPE3
USER_REG0	0x8000.0000	USER_REG0
USER_REG1	0x8000.0001	USER_REG1
USER_DBG	0x7510.0000	FMD

a. Which **FMPRE**n and **FMPPE**n registers are available depend on the flash size of your particular Stellaris<sup>®</sup> device.

# 8.4 Register Map

Table 8-3 on page 134 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** registers are relative to the Flash control base address of 0x400F.D000. The **FMPREn**, **FMPPEn**, **USECRL**, **USER\_DBG**, and **USER\_REGn** registers are relative to the System Control base address of 0x400F.E000.

**Note:** A BV in the Reset column indicates the reset is a Build Value and part-specific. See the page number referenced for the reset value description.

**Table 8-3. Internal Memory Register Map** 

Offset	Name	Туре	Reset	Description	See page		
Flash Control Offset							

MAN DataSheet/III cou

Offset	Name	Туре	Reset	Description	See page
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	136
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	137
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	138
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	140
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	141
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	142
System C	ontrol Offset				
0x130	FMPRE0	R/W	BV	Flash Memory Protection Read Enable 0	144
0x200	FMPRE0	R/W	BV	Flash Memory Protection Read Enable 0	144
0x134	FMPPE0	R/W	BV	Flash Memory Protection Program Enable 0	145
0x400	FMPPE0	R/W	BV	Flash Memory Protection Program Enable 0	145
0x140	USECRL	R/W	0x31	USec Reload	143
0x1D0	USER_DBG	R/W	0xFFFF.FFFE	User Debug	146
0x1E0	USER_REG0	R/W	0x8FFF.FFFF	User Register 0	147
0x1E4	USER_REG1	R/W	0x8FFF.FFFF	User Register 1	148
0x204	FMPRE1	R/W	0x0000.0000	Flash Memory Protection Read Enable 1	149
0x208	FMPRE2	R/W	0x0000.0000	Flash Memory Protection Read Enable 2	150
0x20C	FMPRE3	R/W	0x0000.0000	Flash Memory Protection Read Enable 3	151
0x404	FMPPE1	R/W	0x0000.0000	Flash Memory Protection Program Enable 1	152
0x408	FMPPE2	R/W	0x0000.0000	Flash Memory Protection Program Enable 2	153
0x40C	FMPPE3	R/W	0x0000.0000	Flash Memory Protection Program Enable 3	154

# 8.5 Flash Register Descriptions (Flash Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset.


## Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

Flash Memory Address (FMA)

Base 0x400F.D000 Offset 0x000

Type R/W, reset 0x0000.0000



134 for details on values for this field).


## Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

Flash Memory Data (FMD)

Base 0x400F.D000

Offset 0x004 Type R/W, reset 0x0000.0000



#### Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the Flash Memory Address (FMA) register (see page 136). If the access is a write access, the data contained in the Flash Memory Data (FMD) register (see page 137) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.


It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

#### Flash Memory Control (FMC)

28

Base 0x400F.D000 Offset 0x008

Type R/W, reset 0x0000.0000 31



If this bit is set, the flash main memory of the device is all erased. A write of 0 has no effect on the state of this bit.

If read, the state of the previous mass erase access is provided. If the previous mass erase access is complete, a 0 is returned; otherwise, if the previous mass erase access is not complete, a 1 is returned.

This can take up to 250 ms.

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a page of flash memory.
				If this bit is set, the page of flash main memory as specified by the contents of <b>FMA</b> is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a word into flash memory.
				If this bit is set, the data stored in <b>FMD</b> is written into the location as specified by the contents of <b>FMA</b> . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.

This can take up to 50 µs.


## Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000

Offset 0x00C Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	PRIS	RO	0	Programming Raw Interrupt Status
				This bit indicates the current state of the programming cycle. If set, the programming cycle completed; if cleared, the programming cycle has not completed. Programming cycles are either write or erase actions generated through the <b>Flash Memory Control (FMC)</b> register bits (see page 138).
0	ARIS	RO	o	Access Raw Interrupt Status

This bit indicates if the flash was improperly accessed. If set, the program tried to access the flash counter to the policy as set in the Flash Memory Protection Read Enable (FMPREn) and Flash Memory Protection Program Enable (FMPPEn) registers. Otherwise, no access has tried to improperly access the flash.


# Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM)

Base 0x400F.D000 Offset 0x010

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	PMASK	R/W	0	Programming Interrupt Mask  This bit controls the reporting of the programming raw interrupt status to the controller. If set, a programming-generated interrupt is promoted to the controller. Otherwise, interrupts are recorded but suppressed from the controller.
0	AMASK	R/W	0	Access Interrupt Mask

This bit controls the reporting of the access raw interrupt status to the controller. If set, an access-generated interrupt is promoted to the controller. Otherwise, interrupts are recorded but suppressed from the controller.

# Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.


Flash Controller Masked Interrupt Status and Clear (FCMISC)

Base 0x400F.D000 Offset 0x014

0

**AMISC** 

Type R/W1C, reset 0x0000.0000



This bit indicates whether an interrupt was signaled because a programming cycle completed and was not masked. This bit is cleared by writing a 1. The PRIS bit in the **FCRIS** register (see page 140) is also cleared when the PMISC bit is cleared.

Access Masked Interrupt Status and Clear

This bit indicates whether an interrupt was signaled because an improper access was attempted and was not masked. This bit is cleared by writing a 1. The ARIS bit in the FCRIS register is also cleared when the AMISC bit is cleared.

# 8.6 Flash Register Descriptions (System Control Offset)

R/W1C

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset.

#### Register 7: USec Reload (USECRL), offset 0x140


Note: Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

USec Reload (USECRL)

Base 0x400F.E000 Offset 0x140 Type R/W, reset 0x31

D:4/E: -1-4



Bit/Field	Name	туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	USEC	R/W	0x31	MHz -1 of the controller clock when the flash is being erased or

programmed.

 $\tt USEC$  should be set to 0x31 (50 MHz) whenever the flash is being erased or programmed.

June 14, 2007 143

# Register 8: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200

Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.


#### Flash Memory Protection Read Enable 0 (FMPRE0)

READ\_ENABLE

R/W

Base 0x400F.D000 Offset 0x130 and 0x200 Type R/W, reset 0xFFFF.FFFF

31:0



0xFFFFFFF Enables 2-KB flash blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Enables 64 KB of flash.

144

# Register 9: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.D000 Offset 0x134 and 0x400 Type R/W, reset 0xFFF.FFFF



Bit/Field Name Type Reset Description

31:0 PROG\_ENABLE R/W 0xFFFFFFF Enables 2-KB flash blocks to be written or erased. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Enables 64 KB of flash.


## Register 10: User Debug (USER DBG), offset 0x1D0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides a write-once mechanism to disable external debugger access to the device in addition to 27 additional bits of user-defined data. The DBG0 bit (bit 0) is set to 0 from the factory and the DBG1 bit (bit 1) is set to 1, which enables external debuggers. Changing the DBG1 bit to 0 disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NOTWRITTEN bit (bit 31) indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once.

#### User Debug (USER\_DBG)

Base 0x400F.E000 Offset 0x1D0 Type R/W, reset 0xFFFF.FFFE



Bit/Field	Name	Туре	Reset	Description
31	NOTWRITTEN	R/W	1	Specifies that this 32-bit dword has not been written.
30:3	DATA	R/W	0xFFFFFF	Contains the user data value. This field is initialized to all 1s and can only be written once.
2	INIT1	R/W	1	User data initialized to 1.
1	DBG1	R/W	1	The DBG1 bit must be 1 and DBG0 must be 0 for debug to be available.
0	DBG0	R/W	0	The DBG1 bit must be 1 and DBG0 must be 0 for debug to be available.

## Register 11: User Register 0 (USER\_REG0), offset 0x1E0


Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 0 (USER\_REG0)

Base 0x400F.E000 Offset 0x1E0

Type R/W, reset 0x8FFF.FFFF



31	NOTWRITTEN	R/W	1	Specifies that this 32-bit dword has not been written.
30:0	DATA	R/W	0xFFFFFF	Contains the user data value. This field is initialized to all 1s and can only be written once.

## Register 12: User Register 1 (USER\_REG1), offset 0x1E4

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 1 (USER\_REG1)

Base 0x400F.E000 Offset 0x1E4

Type R/W, reset 0x8FFF.FFFF

71-	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NOIWRITEN		1	1			1	1	DATA	1						<b>'</b>
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		•	•	·		•	DA	TA		•					1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Type	F	Reset	Descr	iption							

		71		P
31	NOTWRITTEN	R/W	1	Specifies that this 32-bit dword has not been written.
30:0	DATA	R/W	0xFFFFFF	Contains the user data value. This field is initialized to all 1s and can

## Register 13: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 1 (FMPRE1)

Base 0x400F.E000 Offset 0x204

Type R/W, reset 0x0000.0000



31:0 READ\_ENABLE R/W 0x00000000 Enables 2-KB flash blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description
0x00000000 Enables 64 KB of flash.

June 14, 2007 149

## Register 14: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 2 (FMPRE2)

READ\_ENABLE


R/W

0x00000000

Base 0x400F.E000 Offset 0x208

31:0

Type R/W, reset 0x0000.0000



Value Description
0x00000000 Enables 64 KB of flash.

Enables 2-KB flash blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

## Register 15: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 3 (FMPRE3)

Base 0x400F.E000 Offset 0x20C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:0	READ_ENABLE	R/W	0x00000000	Enables 2-KB flash blocks to be executed or read. The policies may be
				combined as shown in the table "Flash Protection Policy Combinations".

Value Description
0x00000000 Enables 64 KB of flash.

June 14, 2007 151


# Register 16: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404

**Note:** Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 1 (FMPPE1)

Base 0x400F.E000 Offset 0x404 Type R/W, reset 0x0000.0000



31:0 PROG\_ENABLE R/W 0x00000000 Enables 2-KB flash blocks to be written or erased. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description
0x00000000 Enables 64 KB of flash.

152


# Register 17: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408

**Note:** Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 2 (FMPPE2)

Base 0x400F.E000 Offset 0x408 Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description

31:0 PROG\_ENABLE R/W 0x00000000 Enables 2-KB flash blocks to be written or erased. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description
0x00000000 Enables 64 KB of flash.


# Register 18: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C

**Note:** Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 3 (FMPPE3)

Base 0x400F.E000 Offset 0x40C Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description

31:0 PROG\_ENABLE R/W 0x00000000 Enables 2-KB flash blocks to be written or erased. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description
0x00000000 Enables 64 KB of flash.

Ty<sub>l</sub>

154

## **General-Purpose Input/Outputs (GPIOs)**

### **GPIO**

The GPIO module is composed of eight physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, Port G, and Port H). The GPIO module is FiRM-compliant and supports 7-52 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- Programmable control for GPIO interrupts
  - Interrupt generation masking
  - Edge-triggered on rising, falling, or both
  - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Programmable control for GPIO pad configuration
  - Weak pull-up or pull-down resistors
  - 2-mA, 4-mA, and 8-mA pad drive
  - Slew rate control for the 8-mA drive
  - Open drain enables
  - Digital input enables

#### 9.1 **Function Description**

Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1. **GPIODEN=1** and **GPIOPUR=1**). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block. The LM3S1150 microcontroller contains eight ports and thus eight of these physical GPIO blocks.

#### 9.1.1 **Data Control**

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

#### 9.1.1.1 **Data Direction Operation**

The GPIO Direction (GPIODIR) register (see page 162) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and

the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


## 9.1.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 161) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 9-1 on page 156, where u is data unchanged by the write.

Figure 9-1. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 9-2 on page 156.

Figure 9-2. GPIODATA Read Example



### 9.1.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- GPIO Interrupt Sense (GPIOIS) register (see page 163)
- GPIO Interrupt Both Edges (GPIOIBE) register (see page 164)
- GPIO Interrupt Event (GPIOIEV) register (see page 165)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 166).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the GPIO Raw Interrupt Status (GPIORIS) and GPIO Masked Interrupt Status (GPIOMIS) registers (see page 167 and page 168). As the name implies, the GPIOMIS register only shows interrupt conditions that are allowed to be passed to the controller. The GPIORIS register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

Interrupts are cleared by writing a 1 to the GPIO Interrupt Clear (GPIOICR) register (see page 169).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

#### 9.1.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 170), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

#### 9.1.4 Commit Control

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 170) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 180) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 181) have been set to 1.

#### 9.1.5 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIODDR**, **GPIODDR**, **GPIODDR**, **GPIODEN** registers.

#### 9.1.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

## 9.2 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) are configured out of reset to be undriven (tristate): **GPIOAFSEL**=0, **GPIODEN**=0, **GPIOPDR**=0, and **GPIOPUR**=0. Table 9-1 on page 158 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 9-2 on page 158 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

ww.DataSheet4U.co

June 14, 2007 157

**Table 9-1. GPIO Pad Configuration Examples** 

Configuration	GPIO Register Bit Value <sup>a</sup>											
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR		
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	Х		
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?		
Open Drain Input (GPIO)	0	0	1	1	Х	Х	Х	Х	Х	Х		
Open Drain Output (GPIO)	0	1	1	1	Х	Х	?	?	?	?		
Open Drain Input/Output (I <sup>2</sup> C)	1	Х	1	1	Х	Х	?	?	?	?		
Digital Input (Timer CCP)	1	Х	0	1	?	?	Х	Х	Х	Х		
Digital Input (QEI)	1	Х	0	1	?	?	X	X	Х	Х		
Digital Output (PWM)	1	Х	0	1	?	?	?	?	?	?		
Digital Output (Timer PWM)	1	Х	0	1	?	?	?	?	?	?		
Digital Input/Output (SSI)	1	Х	0	1	?	?	?	?	?	?		
Digital Input/Output (UART)	1	Х	0	1	?	?	?	?	?	?		
Analog Input (Comparator)	0	0	0	0	0	0	Х	Х	Х	Х		
Digital Output (Comparator)	1	Х	0	1	?	?	?	?	?	?		

a. X=Ignored (don't care bit)

**Table 9-2. GPIO Interrupt Configuration Example** 

Register	Desired	Pin 2 Bit Value <sup>a</sup>									
	Interrupt Event Trigger	7	6	5	4	3	2	1	0		
GPIOIS	0=edge	Х	Х	Х	Х	Х	0	Х	Х		
	1=level										
GPIOIBE	0=single edge	Х	X	X	X	X	0	X	X		
	1=both edges										
GPIOIEV	0=Low level, or negative edge	X	X	X	X	X	1	X	X		
	1=High level, or positive edge										
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0		

a. X=Ignored (don't care bit)

<sup>?=</sup>Can be either 0 or 1, depending on the configuration

## 9.3 Register Map

Table 9-3 on page 159 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

GPIO Port A: 0x4000.4000

GPIO Port B: 0x4000.5000

GPIO Port C: 0x4000.6000

GPIO Port D: 0x4000.7000

GPIO Port E: 0x4002.4000

GPIO Port F: 0x4002.5000

GPIO Port G: 0x4002.6000

GPIO Port H: 0x4002.7000

Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

The default register type for the **GPIOCR** register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-commitable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of **GPIOCR** for Port C is 0x0000.00F0.

Table 9-3. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	161
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	162
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	163
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	164
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	165

ww.DataSheet4U.co

Offset	Name	Туре	Reset	Description	See page
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	166
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	167
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	168
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	169
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	170
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	172
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	173
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	174
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	175
0x510	GPIOPUR	R/W	-	GPIO Pull-Up Select	176
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	177
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	178
0x51C	GPIODEN	R/W	-	GPIO Digital Enable	179
0x520	GPIOLOCK	R/W	0x0000.0001	GPIO Lock	180
0x524	GPIOCR	-	- (	GPIO Commit	181
0xFD0	GPIOPeriphID4	RO	0x0x0000.0000	GPIO Peripheral Identification 4	183
0xFD4	GPIOPeriphID5	RO	0x0x0000.0000	GPIO Peripheral Identification 5	184
0xFD8	GPIOPeriphID6	RO	0x0x0000.0000	GPIO Peripheral Identification 6	185
0xFDC	GPIOPeriphID7	RO	0x0x0000.0000	GPIO Peripheral Identification 7	186
0xFE0	GPIOPeriphID0	RO	0x0x0000.0061	GPIO Peripheral Identification 0	187
0xFE4	GPIOPeriphID1	RO	0x0x0000.0000	GPIO Peripheral Identification 1	188
0xFE8	GPIOPeriphID2	RO	0x0x0000.0018	GPIO Peripheral Identification 2	189
0xFEC	GPIOPeriphID3	RO	0x0x0000.0001	GPIO Peripheral Identification 3	190
0xFF0	GPIOPCellID0	RO	0x0x0000.000D	GPIO PrimeCell Identification 0	191
0xFF4	GPIOPCellID1	RO	0x0x0000.00F0	GPIO PrimeCell Identification 1	192
0xFF8	GPIOPCellID2	RO	0x0x0000.0005	GPIO PrimeCell Identification 2	193
0xFFC	GPIOPCellID3	RO	0x0x0000.00B1	GPIO PrimeCell Identification 3	194

## 9.4 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

## Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 162).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.


Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

#### GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 GPIO Port H base: 0x4002.7000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	DAM	0	CDIO Data


This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines ipaddr[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ipaddr[9:2] and are configured as outputs. See "Data Register Operation" on page 156 for examples of reads and writes.


## Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

#### GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 OFISE 0x400





Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DIR	R/W	0x00	GPIO Data Direction

<sup>0:</sup> Pins are inputs.

<sup>1:</sup> Pins are outputs.


## Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

#### GPIO Interrupt Sense (GPIOIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x404

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IS	R/W	0x00	GPIO Interrupt Sense

0: Edge on corresponding pin is detected (edge-sensitive).


1: Level on corresponding pin is detected (level-sensitive).

## Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 163) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 165). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

#### GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x408 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IBE	R/W	0x00	GPIO Interrupt Both Edges

0: Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**)register (see page 142).

1: Both edges on the corresponding pin trigger an interrupt.

Note: Single edge is determined by the corresponding bit in **GPIOIEV**.


## Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 163). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

#### GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x40C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IE\/	RΛΛ	0×00	GPIO Interrunt Event

0: Falling edge or Low levels on corresponding pins trigger interrupts.

1: Rising edge or High levels on corresponding pins trigger interrupts.


ww.DataSileet

## Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

#### GPIO Interrupt Mask (GPIOIM)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x410



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IME	R/W	0x00	GPIO Interrupt Mask Enable

<sup>0:</sup> Corresponding pin interrupt is masked.

<sup>1:</sup> Corresponding pin interrupt is not masked.


## Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask (GPIOIM)** register (see page 166). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

### GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x414

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	RIS	RO	0x00	GPIO Interrupt Raw Status

Reflect the status of interrupt trigger condition detection on pins (raw, prior to masking).

- 0: Corresponding pin interrupt requirements not met.
- 1: Corresponding pin interrupt has met requirements.

ww.DataSheet4


## Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

**GPIOMIS** is the state of the interrupt after masking.

#### GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 GPIO Port H base: 0x4002.7000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	MIS	RO	0x00	GPIO Masked Interrupt Status

Masked value of interrupt due to corresponding pin.

- 0: Corresponding GPIO line interrupt not active.
- 1: Corresponding GPIO line asserting interrupt.

## Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C


The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

#### GPIO Interrupt Clear (GPIOICR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000

Offset 0x41C

Type W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IC	W1C	0x00	GPIO Interrupt Clear

- 0: Corresponding interrupt is unaffected.
- 1: Corresponding interrupt is cleared.

## Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The GPIOAFSEL register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 170) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 180) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 181) have been set to 1.


Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (FOR) or asserting RST puts both groups of pins back to their default state.


Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

#### GPIO Alternate Function Select (GPIOAFSEL)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x420





Bit/Field	Name	Туре	Reset	Description
7:0	AFSEL	R/W	-	GPIO Alternate Function Select

0: Software control of corresponding GPIO line (GPIO mode).

1: Hardware control of corresponding GPIO line (alternate hardware function).

Note:

The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

ww.DataSheet4U.com

June 14, 2007

**Luminary Micro Confidential-Advance Product Information** 


## Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

#### GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x500

Type R/W, reset 0x0000.00FF



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DRV2	R/W	0xFF	Output Pad 2-mA Drive Enable

A write of 1 to either **GPIODR4[n]** or **GPIODR8[n]**clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.


## Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

#### GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x504

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DRV4	R/W	0x00	Output Pad 4-mA Drive Enable

A write of 1 to either **GPIODR2[n]** or **GPIODR8[n]**clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write.

www.DataSheet4U.com

June 14, 2007 173


## Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

#### GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x508

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DRV8	R/W	0x00	Output Pad 8-mA Drive Enable

A write of 1 to either **GPIODR2[n]** or **GPIODR4[n]**clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write.

## Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C


The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 179). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

When using the I<sup>2</sup>C module, the **GPIO Alternate Function Select (GPIOAFSEL)** register bit for PB2 and PB3 should be set to 1 (see examples in "Initialization and Configuration" on page 157).

#### GPIO Open Drain Select (GPIOODR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 GPIO Port H base: 0x4002.7000 GPIO Port G base: 0x4002.7000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	ODE	R/W	0x00	Output Pad Open Drain Enable

0: Open drain configuration is disabled.


1: Open drain configuration is enabled.

## Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 177).

#### GPIO Pull-Up Select (GPIOPUR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x510



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PUE	R/W		Pad Weak Pull-Up Enable

A write of 1 to **GPIOPDR[n]**clears the corresponding **GPIOPUR[n]**enables. The change is effective on the second clock cycle after the write.

Note:


The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

## Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 176).

#### GPIO Pull-Down Select (GPIOPDR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 OFIO Port H base: 0x4002.7000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PDE	R/W	0x00	Pad Weak Pull-Down Enable

A write of 1 to **GPIOPUR**[n]clears the corresponding **GPIOPDR**[n]enables. The change is effective on the second clock cycle after the write.

June 14, 2007 177


## Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 174).

#### GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x518

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	SRL	R/W	0	Slew Rate Limit Enable (8-mA drive only)

<sup>0:</sup> Slew rate control disabled.


<sup>1:</sup> Slew rate control enabled.

## Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

The **GPIODEN** register is the digital enable register. By default, with the exception of the GPIO signals used for JTAG/SWD function, all other GPIO signals are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin in a digital function (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

#### GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x51C



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software she compatibility preserved a
7:0	DEN	R/W	_	Digital Enab

should not rely on the value of a reserved bit. To provide pility with future products, the value of a reserved bit should be ed across a read-modify-write operation.

Digital Enable

0: Digital functions disabled.

1: Digital functions enabled.

Note:


The default reset value for the GPIOAFSEL, GPIOPUR, and GPIODEN registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.


## Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 181). Writing 0x1ACCE551 to the **GPIOLOCK** register will unlock the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x00000001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x000000000.

#### GPIO Lock (GPIOLOCK)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.7000 GPIO Port H base: 0x4002.7000





A write of the value 0x1ACCE551 unlocks the GPIO Commit register for write access. A write of any other value reapplies the lock, preventing any register updates. A read of this register returns the following values:

locked: 0x00000001 unlocked: 0x00000000

# Register 20: GPIO Commit (GPIOCR), offset 0x524

The GPIOCR register is the commit register. The value of the GPIOCR register determines which bits of the GPIOAFSEL register will be committed when a write to the GPIOAFSEL register is performed. If a bit in the GPIOCR register is a zero, the data being written to the corresponding bit in the GPIOAFSEL register will not be committed and will retain its previous value. If a bit in the **GPIOCR** register is a one, the data being written to the corresponding bit of the **GPIOAFSEL** register will be committed to the register and will reflect the new value.

The contents of the **GPIOCR** register can only be modified if the **GPIOLOCK** register is unlocked. Writes to the GPIOCR register will be ignored if the GPIOLOCK register is locked.


Important: This register is designed to prevent accidental programming of the GPIOAFSEL registers that control connectivity to the JTAG/SWD debug hardware. By initializing the bits of the GPIOCR register to 0 for PB7 and PC[3:0], the JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the GPIOLOCK, GPIOCR, and GPIOAFSEL registers.

> Because this protection is currently only implemented on the JTAG/SWD pins on PB7 and PC[3:0], all of the other bits in the **GPIOCR** registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the GPIOAFSEL register bits of these other pins.

#### GPIO Commit (GPIOCR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000 5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000

Offset 0x524 Type -, reset -



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
7:0	CR	_	_	GPIO Commit

On a bit-wise basis, any bit set allows the corresponding GPIOAFSEL bit to be set to its alternate function.

Note:

The default register type for the **GPIOCR** register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-commitable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of **GPIOCR** for Port C is 0x0000.00F0.

ww.DataSheet4U.com


# Register 21: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFD0

Type RO, reset 0x0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	GPIO Peripheral ID Register[7:0]

# Register 22: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 GPIO Port H base: 0x4002.7000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	GPIO Peripheral ID Register[15:8]

# Register 23: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFD8



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	GPIO Peripheral ID Register[23:16]


# Register 24: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 OFISE 0xFDC

Type RO, reset 0x0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	GPIO Peripheral ID Register[31:24]


# Register 25: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

# GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFEO

Type RO, reset 0x0x0000.0061




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x61	GPIO Peripheral ID Register[7:0]


# Register 26: GPIO Peripheral Identification 1(GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFE4





Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x00	GPIO Peripheral ID Register[15:8]


# Register 27: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFE8

Type RO, reset 0x0x0000.0018




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	GPIO Peripheral ID Register[23:16]


# Register 28: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

#### GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 OFISE 0xFEC





Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	GPIO Peripheral ID Register[31:24]


# Register 29: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFF0

Type RO, reset 0x0x0000.000D



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	GPIO PrimeCell ID Register[7:0]

 $\label{provides} \mbox{Provides software a standard cross-peripheral identification system.}$ 


# Register 30: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFF4

Type RO, reset 0x0x0000.00F0



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	GPIO PrimeCell ID Register[15:8]

 $\label{provides} \mbox{Provides software a standard cross-peripheral identification system.}$ 


# Register 31: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFF8

Type RO, reset 0x0x0000.0005



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	GPIO PrimeCell ID Register[23:16]

Provides software a standard cross-peripheral identification system.


# Register 32: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFFC

Type RO, reset 0x0x0000.00B1



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	GPIO PrimeCell ID Register[31:24]

 $\label{provides} \mbox{Provides software a standard cross-peripheral identification system.}$ 

# 10 General-Purpose Timers

#### **GPTM**

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris<sup>®</sup> General-Purpose Timer Module (GPTM) contains four GPTM blocks (Timer0, Timer1, Timer 2, and Timer 3). Each GPTM block provides two 16-bit timer/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

Note: Timer2 is an internal timer and can only be used to generate internal interrupts.

The General-Purpose Timer Module is one timing resource available on the Stellaris<sup>®</sup> microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 36) and the PWM timer in the PWM module (see "PWM Timer" on page 374).


The following modes are supported:

- 32-bit Timer modes
  - Programmable one-shot timer
  - Programmable periodic timer
  - Real-Time Clock using 32.768-KHz input clock
  - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes
  - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
  - Programmable one-shot timer
  - Programmable periodic timer
  - Software-controlled event stalling
- 16-bit Input Capture modes
  - Input edge count capture
  - Input edge time capture
- 16-bit PWM mode
  - Simple PWM mode with software-programmable output inversion of the PWM signal

ww.DataSheet4U.con

# 10.1 Block Diagram

Figure 10-1. GPTM Module Block Diagram



10.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 207), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 208), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 209). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

#### 10.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the **GPTM TimerA Interval Load** (**GPTMTAILR**) register (see page 218) and the **GPTM TimerB Interval Load** (**GPTMTBILR**) register (see page 219). The prescale counters are initialized to 0x00: the **GPTM TimerA Prescale** (**GPTMTAPR**) register (see page 222) and the **GPTM TimerB Prescale** (**GPTMTBPR**) register (see page 223).

# 10.2.2 32-Bit Timer Operating Modes

Note: Both the odd- and even-numbered CCP pins are used for 16-bit mode. Only the even-numbered CCP pins are used for 32-bit mode.

www.DataSheet4U.com

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM TimerA Interval Load (GPTMTAILR) register [15:0], see page 218
- GPTM TimerB Interval Load (GPTMTBILR) register [15:0], see page 219
- GPTM TimerA (GPTMTAR) register [15:0], see page 226
- GPTM TimerB (GPTMTBR) register [15:0], see page 227

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

```
GPTMTBILR[15:0]:GPTMTAILR[15:0]
```

Likewise, a read access to **GPTMTAR** returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

#### 10.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 208), and there is no need to write to the GPTM TimerB Mode (GPTMTBMR) register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 210), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and output triggers when it reaches the 0x0000000 state. The GPTM sets the TATORIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 214), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 216). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 212), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 215).

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000.0000 state, and deasserted on the following clock cycle. It is enabled by setting the TAOTE bit in **GPTMCTL**.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

#### 10.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is

ww.DataSheet4U.co

June 14, 2007 197

loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 220) by the controller.

The input clock on the CCP0, CCP2 or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

#### 10.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration (GPTMCFG)** register (see page 207). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an *n* to reference both.

#### 10.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the  $\mathtt{TnMR}$  field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTnILR** and **GPTMTnPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and output triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt.

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000 state, and deasserted on the following clock cycle. It is enabled by setting the ThOTE bit in the **GPTMCTL** register, and can trigger SoC-level events.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 50-MHz clock with Tc=20 ns (clock period).

ww DataSheet4U cor

**Table 10-1. 16-Bit Timer With Prescaler Configurations** 

Prescale	#Clock (T c) <sup>a</sup>	Max Time	Units
00000000	1	1.3107	mS
00000001	2	2.6214	mS
00000010	3	23.9321	mS
11111100	254	332.9229	mS
11111110	255	334.2336	mS
11111111	256	335.5443	mS

a. Tc is the clock period.

#### www.DataSheet410.2.3.2 16-Bit Input Edge Count Mode

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the GPTMTnMR register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the GPTMCTL register. During initialization, the GPTM Timern Match (GPTMTnMATCHR) register is configured so that the difference between the value in the GPTMTnILR register and the GPTMTnMATCHR register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 10-2 on page 200 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.

June 14, 2007 199




Figure 10-2. 16-Bit Input Edge Count Mode Example

/w.DataSheet4U.com

#### 10.2.3.3 16-Bit Input Edge Time Mode

Note: The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of both rising and falling edges. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the  ${\tt TnEN}$  bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 10-3 on page 201 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).

Count OxFFFF Z GPTMTnR=X GPTMTnR=Z T Time

Figure 10-3. 16-Bit Input Edge Time Mode Example

W.DataOncet+0.00m

#### 10.2.3.4 16-Bit PWM Mode

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the  $\mathtt{TnEN}$  bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTnILR** (and **GPTMTnPR** if using a prescaler) and continues counting until disabled by software clearing the  $\mathtt{TnEN}$  bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 10-4 on page 202 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.

June 14, 2007 201




Figure 10-4. 16-Bit PWM Mode Example

w.DataSHEEt4U.COIII

# 10.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, TIMER2, and TIMER3 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

#### 10.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the **GPTM Configuration Register (GPTMCFG)** with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
  - a. Write a value of 0x1 for One-Shot mode.
  - b. Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.

7. Poll the TATORIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the **GPTM** Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after 7 on page 203. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

# 10.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2 or CCP4 pins. To enable the RTC feature, follow these steps:

- Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

#### 10.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the **GPTM Timer Mode (GPTMTnMR)** register:
  - a. Write a value of 0x1 for One-Shot mode.
  - b. Write a value of 0x2 for Periodic mode.
- 4. If a prescaler is to be used, write the prescale value to the **GPTM Timern Prescale Register** (**GPTMTnPR**).
- Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- If interrupts are required, set the Thtolm bit in the GPTM Interrupt Mask Register (GPTMIMR).
- Set the TnEN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

www DataSheet4U cor

In One-Shot mode, the timer stops counting after 8 on page 203. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

### 10.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the **GPTM Timer Mode (GPTMTnMR)** register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- Configure the type of event(s) that the timer captures by writing the Tnevent field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TnEN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled).
   In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat steps 4 on page 204-9 on page 204.

## 10.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- Ensure the timer is disabled (the Then bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the Tnevent field of the **GPTM** Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the Cneim bit in the GPTM Interrupt Mask (GPTMIMR) register.
- Set the Then bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the Cners bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the Cnecint bit of the **GPTM**

/ww.DataSheet4U.con

**Interrupt Clear (GPTMICR)** register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

#### 10.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the **GPTM Timer Mode (GPTMTnMR)** register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the GPTM Control (GPTMCTL) register.
- Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. Set the TnEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

# 10.4 Register Map

Table 10-2 on page 205 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

Timer0: 0x4003.0000 0x4003.0000

Timer1: 0x4003.1000 0x4003.1000

Timer2: 0x4003.2000 0x4003.2000

Timer3: 0x4003.3000 0x4003.3000

#### Table 10-2. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0x0000.0000	GPTM Configuration	207
0x004	GPTMTAMR	R/W	0x0x0000.0000	GPTM TimerA Mode	208
0x008	GPTMTBMR	R/W	0x0x0000.0000	GPTM TimerB Mode	209
0x00C	GPTMCTL	R/W	0x0x0000.0000	GPTM Control	210

www.DataSheet41

Offset	Name	Туре	Reset	Description	See page
0x018	GPTMIMR	R/W	0x0x0000.0000	GPTM Interrupt Mask	212
0x01C	GPTMRIS	RO	0x0x0000.0000	GPTM Raw Interrupt Status	214
0x020	GPTMMIS	RO	0x0x0000.0000	GPTM Masked Interrupt Status	215
0x024	GPTMICR	W1C	0x0x0000.0000	GPTM Interrupt Clear	216
0x028	GPTMTAILR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Interval Load	218
4U.0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	219
0x030	GPTMTAMATCHR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFF (32-bit mode)	GPTM TimerA Match	220
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	221
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	222
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	223
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	224
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	225
0x048	GPTMTAR	RO	0x0000.FFFF (16-bit mode) 0xFFFF.FFF (32-bit mode)	GPTM TimerA	226
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	227

# 10.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

# Register 1: GPTM Configuration (GPTMCFG), offset 0x000


This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

#### GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x000

Type R/W, reset 0x0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	GPTMCFG	R/W	0	GPTM Configuration

0x0: 32-bit timer configuration.

0x1: 32-bit real-time clock (RTC) counter configuration.

0x2: Reserved.

0x3: Reserved.

0x4-0x7: 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

June 14, 2007

# Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to

#### GPTM TimerA Mode (GPTMTAMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x004

offset 0x0 Type R/W		)x0x0000	.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							'	rese	rved		'			' '		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					•	rese	erved	•			'		TAAMS	TACMR	TA	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	4		reserved		RO		0	compa	atibility w	ith futur	e produc	ts, the	of a rese value of operation	a reserve		
3			TAAMS		R/W		0	GPTM	1 TimerA	Alterna	te Mode	Select				
								0: Cap	oture mo	de is en	abled.					
							1: PW	'M mode	is enab	led.						
			Note: To enable set the TA							-	must also	clear the	TACMF	e bit and		
2			TACMR		R/W		0	GPTM	1 TimerA	Capture	e Mode					
								0: Edg	ge-Coun	t mode.						
								1: Edg	ge-Time	mode.						
1:0	)		TAMR		R/W		0	GPTM	1 TimerA	Mode						
								0x0: F	Reserved	l.						
								0x1: C	one-Sho	t Timer n	node.					
								0x2: F	eriodic <sup>-</sup>	Timer mo	ode.					
								0x3: Capture mode.								
								The Timer mode is based on the timer configuration defined by bits 2:0 in the <b>GPTMCFG</b> register (16-or 32-bit).								
									In 16-bit timer configuration, ${\tt TAMR}$ controls the 16-bit timer modes for TimerA.							
							In 32-bit timer configuration, this register controls the mode and the contents of <b>GPTMTBMR</b> are ignored.									

# Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

#### GPTM TimerB Mode (GPTMTBMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x008

Type R/W, reset 0x0x0000.0000

Type R/W	, reset 0x	(0x0000.	0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Loons	'	l					'	rese	rved					' '		'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Nosci	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	13	14	10	12	· · ·		erved	•	· ·	0			TBAMS	TBCMR		MR
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Type	I	Reset	Descr	ription							
31:	4	1	reserved		RO		0							erved bit.		
									atibility w rved acro					a reserve n.	ed bit sh	ould be
3			TBAMS		R/W		0	GPTM	1 TimerB	Alterna	te Mode	Select				
								0: Cap	oture mo	de is en	abled.					
								1: PW	/M mode	is enab	led.					
								Note:					nust also	clear the	• TBCMI	R bit and
									set t	the TBMI	R field to	0x2.				
2			TBCMR		R/W		0	GPTM	1 TimerB	Capture	e Mode					
								0: Edg	ge-Count	t mode.						
								1: Edg	ge-Time	mode.						
1:0	0		TBMR		R/W		0	GPTM	/I TimerB	Mode						
								0x0: F	Reserved	l.						
								0x1: C	One-Shot	t Timer r	node.					
								0x2: F	Periodic 7	Timer m	ode.					
								0x3: C	Capture r	node.						
									mer mod <b>GPTMC</b>			ne timer	configur	ation def	ined by	bits 2:0
								In 16- for Tin		configu	ation, th	ese bits	control	the 16-bi	it timer i	modes
								In 32-	bit timer	configu	ation, th	is regis	ter's con	tents are	ignore	d and

June 14, 2007

**GPTMTAMR** is used.

209

# Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger.

#### GPTM Control (GPTMCTL)

Timer0 base: 0x4003.0000
Timer1 base: 0x4003.1000
Timer2 base: 0x4003.2000
Timer3 base: 0x4003.3000
Offset 0x00C

Type R/W, reset 0x0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•		'	'		' '	rese	erved			,			' '	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ı	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_	reserved	TBPWML	TBOTE	reserved	TBEV		TBSTALL	TBEN	reserved	TAPWML	TAOTE	RTCEN		/ENT	TASTALL	TAEN
Type Reset	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Desci	ription							
31:	15	r	eserved	I	RO		0	Software should not rely on the vaccompatibility with future products,					alue of	a reserv		
								prese	rveu aci	oss a rea	au-moui	fy-write o	peratio	11.		
14	4	Т	BPWMI	L	R/W		0	GPTN	/I TimerE	PWM C	Output L	evel				
								0: Ou	tput is ur	naffected	I.					
								1: Ou	tput is in	verted.						
13	3		ТВОТЕ		R/W		0	GPTM TimerB Output Trigger Enable								
								0: The output TimerB trigger is disabled.								
								1: The output TimerB trigger is enabled.								
12	2	r	eserved	1	RO		0	comp	atibility v	vith futur	e produ		alue of	a reserv	. To provi ed bit sh	
11:	10	Т	BEVEN	Т	R/W		0	GPTN	Л TimerE	B Event N	/lode					
									ositive e							
									egative e	•						
									eserved.	•						
									oth edge							
^		-	DOTALI		R/W		0				able					
9		'	BSTALI	_	K/VV		0		/I TimerE							
									nerB stal	•						
								1: lin	nerB stal	ııng ıs er	nabled.					
8			TBEN		R/W		0	GPTN	/I TimerE	8 Enable						
								0: Tin	nerB is d	isabled.						
									nerB is er		-		g or the	capture	e logic is e	enabled

Bit/	/Field	Name	Туре	Reset	Description
	7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
	6	TAPWML	R/W	0	GPTM TimerA PWM Output Level
					0: Output is unaffected.
					1: Output is inverted.
	5	TAOTE	R/W	0	GPTM TimerA Output Trigger Enable
					0: The output TimerA trigger is disabled.
w.DataSheet4U.com					1: The output TimerA trigger is enabled.
	4	RTCEN	R/W	0	GPTM RTC Enable
					0: RTC counting is disabled.
					1: RTC counting is enabled.
3	3:2	TAEVENT	R/W	0	GPTM TimerA Event Mode
					00: Positive edge.
					01: Negative edge.
					10: Reserved.
					11: Both edges.
	1	TASTALL	R/W	0	GPTM TimerA Stall Enable
					0: TimerA stalling is disabled.
					1: TimerA stalling is enabled.
	0	TAEN	R/W	0	GPTM TimerA Enable
					0: TimerA is disabled.
					1: TimerA is enabled and begins counting or the capture logic is enabled

June 14, 2007 211

based on the **GPTMCFG** register.

# Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

#### GPTM Interrupt Mask (GPTMIMR)

Timer0 base: 0x4003.0000
Timer1 base: 0x4003.1000
Timer2 base: 0x4003.2000
Timer3 base: 0x4003.3000
Offset 0x018
Type R/W, reset 0x0x0000.0000

1,001011	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	T I				1	rese	rved	r						
Type U. Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
ı	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	reserved			CBEIM	СВМІМ	TBTOIM		reser	ved		RTCIM	CAEIM	CAMIM	TATOIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descri	iption							
31:	11		reserved		RO		0	compa	atibility w	ild not re vith future oss a rea	e produc	cts, the	value of	a reserv		
10	)		CBEIM		R/W		0			eB Even		pt Mask				
								O: Interrupt is disabled.  1: Interrupt is enabled.								
9			СВМІМ		R/W											
J			02							disabled.		pr	•			
								1: Inte	rrupt is	enabled.						
8			ТВТОІМ		R/W		0	GPTM	I TimerB	Time-O	ut Interr	upt Mas	k			
										disabled.						
								1: Inte	rrupt is	enabled.						
7:4	4		reserved		RO		0	compa	atibility w	ild not re vith future oss a rea	e produc	cts, the	value of	a reserv		
3			RTCIM		R/W		0	GPTM	I RTC In	terrupt N	1ask					
								0: Inte	rrupt is	disabled.						
								1: Inte	rrupt is	enabled.						
2			CAEIM		R/W		0	GPTM	l Captur	eA Even	t Interru	pt Mask				
								0: Inte	rrupt is	disabled.						
								1: Inte	rrupt is	enabled.						

Bit/Field	Name	Туре	Reset	Description
1	CAMIM	R/W	0	<ul><li>GPTM CaptureA Match Interrupt Mask</li><li>0: Interrupt is disabled.</li><li>1: Interrupt is enabled.</li></ul>
0	TATOIM	R/W	0	GPTM TimerA Time-Out Interrupt Mask 0: Interrupt is disabled. 1: Interrupt is enabled.

ww.DataSheet4U.con



# Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

#### GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x01C

Type RO, reset 0x0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
0010		1	' '	į,	<u> </u>		'	rese	rved I	•	' '		1	ı		'		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		ı	reserved	1		CBERIS	CBMRIS	TBTORIS		rese	erved		RTCRIS	CAERIS	CAMRIS	TATORIS		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Bit/Field		Name			Туре	F	Reset	Description										
31:11		reserved			RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										
10			CBERIS		RO		0	GPTM CaptureB Event Raw Interrupt  This is the CaptureB Event interrupt status prior to masking.										
9	9		CBMRIS				0	GPTM	GPTM CaptureB Match Raw Interrupt									
								This is the CaptureB Match interrupt status prior to masking.										
8	8		TBTORIS		RO	0		GPTM TimerB Time-Out Raw Interrupt										
								This is	the Tir	nerB tim	e-out inte	errupt s	tatus prid	or to mas	sking.			
7:4	7:4		reserved				0	Software should not rely on the value of a reserved bit. To pr compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.										
3		RTCRIS			RO	0		GPTM RTC Raw Interrupt										
								This is the RTC Event interrupt status prior to masking.										
2			CAERIS		RO	0		GPTM CaptureA Event Raw Interrupt										
								This is the CaptureA Event interrupt status prior to masking.										
1			CAMRIS		RO		0		GPTM CaptureA Match Raw Interrupt									
								This is	the Ca	ptureA N	Match int	errupt s	tatus pri	or to ma	sking.			
0			TATORIS		RO		0	GPTM TimerA Time-Out Raw Interrupt										
								This the TimerA time-out interrupt status prior to masking.										

# Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

#### GPTM Masked Interrupt Status (GPTMMIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x020

Type RO, reset 0x0x0000.0000

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
ſ	reserved																	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Γ	13	reserved		12	- 11	CBEMIS	CBMMIS	TBTOMIS	,	1	rved	-	RTCMIS	CAEMIS	CAMMIS	TATOMIS		
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Field			Name			F	Reset	Description										
31:11		reserved			RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										
10			CBEMIS				0	GPTM CaptureB Event Masked Interrupt										
								This is the CaptureB event interrupt status after masking.										
9			CBMMIS				0	GPTM CaptureB Match Masked Interrupt										
								This is the CaptureB match interrupt status after masking.										
8			TBTOMIS				0	GPTM TimerB Time-Out Masked Interrupt										
								This is the TimerB time-out interrupt status after masking.										
7:4	7:4		reserved				0	compa	Software should not rely on the value of a reserved bit. To provi compatibility with future products, the value of a reserved bit ship preserved across a read-modify-write operation.									
3			RTCMIS		RO	0		GPTM RTC Masked Interrupt										
								This is the RTC event interrupt status after masking.										
2			CAEMIS				0	GPTM CaptureA Event Masked Interrupt										
									This is the CaptureA event interrupt status after masking.									
1			CAMMIS		RO		0	GPTM CaptureA Match Masked Interrupt										
									This is the CaptureA match interrupt status after masking.									
0	0 TATOMIS RO 0 GPTM TimerA Time-Out Mask								ut Mask	ked Interrupt								
								This is the TimerA time-out interrupt status after masking.										

# Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

#### GPTM Interrupt Clear (GPTMICR)

Timer0 base: 0x4003.0000
Timer1 base: 0x4003.1000
Timer2 base: 0x4003.2000
Timer3 base: 0x4003.3000
Offset 0x024
Type W1C, reset 0x0x0000.0000

Type W1C, reset 0x0x0000.0000																			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		reserved											•						
Type U. Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			reserved	,		CBECINT	CBMCINT	TBTOCINT		rese	rved		RTCCINT	CAECINT	CAMCINT	TATOCINT			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0			
Bit/F	Bit/Field		Name			Reset		Descri	Description										
31:11		reserved			RO		0	compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
10		CBECINT			W1C		0	GPTM CaptureB Event Interrupt Clear 0: The interrupt is unaffected.											
9		CBMCINT			W1C	W1C 0		1: The interrupt is cleared.  GPTM CaptureB Match Interrupt Clear  On The interrupt is unoffected.											
					W1C			O: The interrupt is unaffected.  1: The interrupt is cleared.											
8	8		TBTOCINT				0	0: The	interrup	Time-O ot is unat ot is clea	fected.	upt Clea	ar						
7:4	7:4		reserved				0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
3		RTCCINT			W1C		0	GPTM RTC Interrupt Clear											
									O: The interrupt is unaffected.  1: The interrupt is cleared.										
2		CAFOINT			W1C	0		•											
2		CAECINT			WIC		0	GPTM CaptureA Event Interrupt Clear  0: The interrupt is unaffected.											
									1: The interrupt is cleared.										
1		CAMCINT		-	W1C		0	GPTM CaptureA Match Raw Interrupt											
									This is the CaptureA match interrupt status after masking.										

Bit/Field	Name	Туре	Reset	Description
0	TATOCINT	W1C	0	GPTM TimerA Time-Out Raw Interrupt
				0: The interrupt is unaffected.
				1: The interrupt is cleared.

ww.DataSheet4U.com



### Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028


This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

#### GPTM TimerA Interval Load (GPTMTAILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x028

Type R/W, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)



TimerA. A read returns the current value of GPTMTAILR.

## Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C


This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

#### GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x02C

Type R/W, reset 0x0000.FFFF



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TBILRL	R/W	0xFFFF	GPTM TimerB Interval Load Register

When the GPTM is not configured as a 32-bit timer, a write to this field updates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

June 14, 2007 219

### Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030


This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

#### GPTM TimerA Match (GPTMTAMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x030

Type R/W, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)



Reset Description 31:16 **TAMRH** R/W 0xFFFF **GPTM TimerA Match Register High** 

> When configured for 32-bit Real-Time Clock (RTC) mode via the GPTMCFG register, this value is compared to the upper half of mode) **GPTMTAR**, to determine match events.

> > In 16-bit mode, this field reads as 0 and does not have an effect on the state of GPTMTBMATCHR.

R/W 0xFFFF **GPTM TimerA Match Register Low** 

> When configured for 32-bit Real-Time Clock (RTC) mode via the GPTMCFG register, this value is compared to the lower half of **GPTMTAR**, to determine match events.

When configured for PWM mode, this value along with GPTMTAILR, determines the duty cycle of the output PWM signal.

When configured for Edge Count mode, this value along with GPTMTAILR, determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTAILR minus this value.

Bit/Field

Name

Type

(32-bit mode) 0x0000 (16-bit

**TAMRL** 

15:0

220

## Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034


This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

#### GPTM TimerB Match (GPTMTBMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x034

Type R/W, reset 0x0000.FFFF



31:16 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	Ditt icia	Name	Турс	Neset	Description
	31:16	reserved	RO	0	compatibility with future products, the value of a reserved bit should be

determines the duty cycle of the output PWM signal.

When configured for Edge Count mode, this value along with GPTMTBILR, determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTBILR minus this value.

Bit/Field Name Type Reset Description 15:0 **TBMRL** R/W 0xFFFF **GPTM TimerB Match Register Low** When configured for PWM mode, this value along with GPTMTBILR,

#### Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038


This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

#### GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x038

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	TAPSR	R/W	0	GPTM TimerA Prescale

The register loads this value on a write. A read returns the current value of the register.

Refer to Table 10-1 on page 199 for more details and an example.

#### Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C


This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

#### GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x03C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	TBPSR	R/W	0	GPTM TimerB Prescale

The register loads this value on a write. A read returns the current value of this register.

Refer to Table 10-1 on page 199 for more details and an example.

June 14, 2007

## Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040


This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

#### GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x040

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	TAPSMR	R/W	0	GPTM TimerA Prescale Match

This value is used alongside **GPTMTAMATCHR** to detect timer match events while using a prescaler.

## Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044


This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

#### GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x044

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	TBPSMR	R/W	0	GPTM TimerB Prescale Match

This value is used alongside **GPTMTBMATCHR** to detect timer match events while using a prescaler.

June 14, 2007 225

#### Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

#### GPTM TimerA (GPTMTAR)


Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x048

15:0

Type RO, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)

**TARL** 



mode)

GPTMCFG is in a 16-bit mode, this is read as zero.

RO 0xFFFF GPTM TimerA Register Low

A read returns the current value of the **GPTM TimerA Count Register**, except in Input Edge Count mode, when it returns the timestamp from the last edge event.


## Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

#### GPTM TimerB (GPTMTBR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x04C

Type RO, reset 0x0000.FFFF



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TBRL	RO	0xFFFF	GPTM TimerB

A read returns the current value of the **GPTM TimerB Count Register**, except in Input Edge Count mode, when it returns the timestamp from the last edge event.

June 14, 2007 227

## 11 Watchdog Timer

#### **WDT**


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris<sup>®</sup> Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

## 11.1 Block Diagram

Figure 11-1. WDT Module Block Diagram



## 11.2 Functional Description

The Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register. Once the Watchdog Timer has been configured,

the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

## 11.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACCF551.

## 11.4 Register Map

Table 11-1 on page 229 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Table 11-1. Watchdog Timer Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	231
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	232
0x008	WDTCTL	R/W	0x0000.0000	Watchdog Control	233
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	234
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	235

June 14, 2007 229

Offset	Name	Туре	Reset	Description	See page
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	236
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	237
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	238
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	239
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	240
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	241
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	242
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	243
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	244
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	245
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	246
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	247
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	248
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	249
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	250

11.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


## Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.

Watchdog Load (WDTLOAD)

Base 0x4000.0000

Offset 0x000 Type R/W, reset 0xFFFF.FFF



231


## Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.

Watchdog Value (WDTVALUE)

Base 0x4000.0000 Offset 0x004

Type RO, reset 0xFFFF.FFFF



Bit/Field Name Type Reset Description

31:0 WDTValue RO 0xFFF.FFFF Watchdog Value

Current value of the 32-bit down counter.

## Register 3: Watchdog Control (WDTCTL), offset 0x008

This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

#### Watchdog Control (WDTCTL)

Base 0x4000.0000 Offset 0x008

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			)	•				rese	rved					1	'	
U.cType Reset	RO 0	RO 0														
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				_			rese	rved						'	RESEN	INTEN
Type Reset	RO 0	R/W 0	R/W 0													

Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	RESEN	R/W	0	Watchdog Reset Enable
				0: Disabled.
				1: Enable the Watchdog module reset output.
0	INTEN	R/W	0	Watchdog Interrupt Enable
				Or Interrupt execut dischlad (annu this hit is not it can only be cleared by

0: Interrupt event disabled (once this bit is set, it can only be cleared by a hardware reset).


<sup>1:</sup> Interrupt event enabled. Once enabled, all writes are ignored.

## Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.

Watchdog Interrupt Clear (WDTICR)

Base 0x4000.0000 Offset 0x00C Type WO, reset -



Bit/Field Name Type Reset Description


31:0 WDTIntClr WO - Watchdog Interrupt Clear

## Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

Base 0x4000.0000 Offset 0x010 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WDTRIS	RO	0	Watchdog Raw Interrupt Status

Gives the raw interrupt state (prior to masking) of WDTINTR.


## Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000

Offset 0x014 Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WDTMIS	RO	0	Watchdog Masked Interrupt Status

Gives the masked interrupt state (after masking) of the **WDTINTR** interrupt.

## Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

#### Watchdog Test (WDTTEST)

Base 0x4000.0000 Offset 0x418 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			'					rese	rved							'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
U.com	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0.00111	'		'	reserved				STALL	'			rese	rved			'
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	STALL	R/W	0	Watchdog Stall Enable  When set to 1, if the Stellaris® microcontroller is stopped with a debugger, the watchdog timer stops counting. Once the microcontroller is restarted, the watchdog timer resumes counting.
7:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

June 14, 2007


## Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACCE551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

#### Watchdog Lock (WDTLOCK)

Base 0x4000.0000 Offset 0xC00

Type R/W, reset 0x0000.0000



A write of the value 0x1ACCE551 unlocks the watchdog registers for write access. A write of any other value reapplies the lock, preventing any register updates.

A read of this register returns the following values:


Locked: 0x0000.0001 Unlocked: 0x0000.0000

## Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4)

Base 0x4000.0000 Offset 0xFD0 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	WDT Peripheral ID Register[7:0]


### Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000 Offset 0xFD4

Type RO, reset 0x0000.0000




## Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000 Offset 0xFD8

Type RO, reset 0x0000.0000



## Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000

Offset 0xFDC Type RO, reset 0x0000.0000

Type RO,	reset ux	.000.000	10													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	· .	· · · · · ·		1	rese	rved I	1	1	<b>'</b>			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	Ì	rese	rved		•			1		PII	D7	ĺ	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	ı	reserved	I	RO		0	compa	atibility v	vith futur	e produ	e value of cts, the v fy-write of	alue of	a reserv		
7:	0		PID7		RO		0x00	WDT	Peripher	ral ID Re	egister[3	1:24]				

## Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0


The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000

Offset 0xFE0

Type RO, reset 0x0000.0005




## Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000 Offset 0xFE4

Type RO, reset 0x0000.0018




## Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000

Offset 0xFE8 Type RO, reset 0x0000.0018



## Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000

Offset 0xFEC
Type RO. reset 0x0000.0001


Type RO,	reset 0	x0000.000	1													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	· · · · · ·	1		1	rese	I erved I	1	1	•	, ,			1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset 4U.com	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
10.00111	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		reser	ved		1	1		1	<u> </u>	PI	D3 I			'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	r	reserved	l	RO		0	compa	atibility v	vith futur	ely on the re product ad-modi	cts, the v	alue of	a reserv		vide nould be
7:	0		PID3		RO		0x01	Watch	ndog Per	ripheral	ID Regis	ster[31:2	4]			

## Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

Base 0x4000.0000 Offset 0xFF0 Type RO, reset 0x0000.000D




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	Watchdog PrimeCell ID Register[7:0]

## Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	Watchdog PrimeCell ID Register[15:8]

## Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCellID2)

Base 0x4000.0000 Offset 0xFF8 Type RO, reset 0x0000.0005




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	Watchdog PrimeCell ID Register[23:16]

## Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	Watchdog PrimeCell ID Register[31:24]

# 12 Universal Asynchronous Receivers/Transmitters (UARTs)

#### **UART**

The Stellaris<sup>®</sup> Universal Asynchronous Receiver/Transmitter (UART) provides fully programmable, 16C550-type serial interface characteristics. The LM3S1150 controller is equipped with three UART modules.


Each UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 460.8 Kbps
- Standard asynchronous communication bits for start, stop and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
  - 5, 6, 7, or 8 data bits
  - Even, odd, stick, or no-parity bit generation/detection
  - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing:
  - Programmable use of IrDA Serial InfraRed (SIR) or UART input/output
  - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
  - Support of normal 3/16 and low-power (1.41-2.23 µs) bit durations
  - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration

ww.DataSheet4U.cor

## 12.1 Block Diagram

Figure 12-1. UART Module Block Diagram



## 12.2 Functional Description

Each Stellaris<sup>®</sup> UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 270). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

The UART peripheral also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the UARTCTL register.

### 12.2.1 Transmit/Receive Logic


The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data

www DataSheet4U com

bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 12-2 on page 253 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 12-2. UART Character Frame



001-10.00111

### 12.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 266) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 267). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the *BRD* and *BRDF* is the fractional part, separated by a decimal place.):

```
BRD = BRDI + BRDF = SysClk / (16 * Baud Rate)
```

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control**, **High Byte (UARTLCRH)** register (see page 268), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

June 14, 2007

253

#### 12.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 263) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 252).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 261). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

### **12.2.4** Serial IR (SIR)

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream, and half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output, and decoded input to the UART. The UART signal pins can be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW. This drives the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 μs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the UARTCR register.

Figure 12-3 on page 255 shows the UART transmit and receive signals, with and without IrDA modulation.

ww DataSheet4U com

UnTx with IrDA

UnRx with IrDA

Figure 12-3. IrDA Data Modulation

MW DataSheet411 com

In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10 ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased, or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency, or receiver setup time.

### 12.2.5 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 259). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 268).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 263) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 272). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, ½, ½, ¾, and 7/8. For example, if the ¼ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the ½ mark.

### 12.2.6 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error

- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 276).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 273) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 275).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 277).

### 12.2.7 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 270). In loopback mode, data transmitted on UnTx is received on the UnRx input.

### 12.2.8 IrDA SIR block

The IrDA SIR block contains an IrDA serial IR (SIR) protocol encoder/decoder. When enabled, the SIR block uses the  $\mathtt{UnTx}$  and  $\mathtt{UnRx}$  pins for the SIR protocol, which should be connected to an IR transceiver.

The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physcial layer specifies a minimum 10-ms delay between transmission and reception.

# 12.3 Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the <code>UART0</code>, <code>UART1</code>, or <code>UART2</code> bits in the **RCGC1** register.

This section discusses the steps that are required for using a UART module. For this example, the system clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled

#### No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 253, the BRD can be calculated:

```
BRD = 20,000,000 / (16 * 115,200) = 10.8507
```

which means that the DIVINT field of the **UARTIBRD** register (see page 266) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 267) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- Write the integer portion of the BRD to the UARTIBRD register.
- 3. Write the fractional portion of the BRD to the **UARTFBRD** register.
- **4.** Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

### 12.4 Register Map

Table 12-1 on page 257 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

UART0: 0x4000.C000

UART1: 0x4000.D000

UART2: 0x4000.E000

Note: The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 270) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 12-1. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	RO	0x0000.0000	UART Data	259
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	261
0x018	UARTFR	RO	0x0000.0090	UART Flag	263
0x020	UARTILPR	R/W	0x0000.0000	UART IrDA Low-Power Register	265
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	266
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	267

Offset	Name	Туре	Reset	Description	See page
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	268
0x030	UARTCTL	R/W	0x0000.0300	UART Control	270
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	272
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	273
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	275
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	276
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	277
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	279
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	280
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	281
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	282
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	283
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	284
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	285
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	286
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	287
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	288
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	289
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	290

# 12.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

### Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

#### UART Data (UARTDR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x000

Type RO, reset 0x0000.0000

Bit/Field

Name

PΕ

Type

RO

Reset

0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved I							
Туре	RO	RO	RO	RO	RO	RO	RO	RO								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	rved		OE	BE	PE	FE			r	DA	TA			
Type Reset	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0							

Description

31:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	OE	RO	0	UART Overrun Error  1=New data was received when the FIFO was full, resulting in data loss.
				0=There has been no data loss due to a FIFO overrun.
10	BE	RO	0	UART Break Error
				This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).
				In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input goes to a 1 (marking state) and the next valid start bit is received.

**UART Parity Error** 

This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the **UARTLCRH** register.

In FIFO mode, this error is associated with the character at the top of the FIFO.

Bit/Field	Name	Type	Reset	Description
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

ww.DataSheet4U.com



# Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The **UARTRSR/UARTECR** register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

#### Read-Only Receive Status (UARTRSR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x004


Type R/W, reset 0x0000.0000

2

ΒE

RO

0



Name	Туре	Reset	Description
reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
			The <b>UARTRSR</b> register cannot be written.
OE	RO	0	UART Overrun Error
			When this bit is set to 1, data is received and the FIFO is already full. This bit is cleared to 0 by a write to <b>UARTECR</b> .
			The FIFO contents remain valid since no further data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must now read the data in order to empty the FIFO.
	reserved	reserved RO	reserved RO 0

**UART Break Error** 

This bit is set to 1 when a break condition is detected, indicating that the received data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).

This bit is cleared to 0 by a write to **UARTECR**.

In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received.

June 14, 2007 261

Bit/Field	Name	Туре	Reset	Description
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register.
				This bit is cleared to 0 by a write to <b>UARTECR</b> .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).

This bit is cleared to 0 by a write to **UARTECR**.

In FIFO mode, this error is associated with the character at the top of the FIFO.

v.DataSheet4U.com

### Write-Only Error Clear (UARTECR) Register

Name

Type


Reset

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x004

Type R/W, reset 0x0000.0000

Bit/Field



31:8	reserved	WO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	WO	0	A write to this register of any data clears the framing, parity, break and overrun flags.

Description

# Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

#### UART Flag (UARTFR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x018 Type RO, reset 0x0000.0090

								rese	erved								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset J.com	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		•		rese	rved		-	'	TXFE	RXFF	TXFF	RXFE	BUSY		reserved		
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	
Bit/Fi	ield		Name		Туре		Reset	Descr	ription								
31:	31:8 reserved				RO		0	Software should not rely on the value of a reserved bit. compatibility with future products, the value of a reserved preserved across a read-modify-write operation.									
7			TXFE		RO		1	UART	UART Transmit FIFO Empty								
									The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register.								
									FIFO is d er is emp		(FEN is C	)), this bi	t is set w	hen the	transmit	holding	
						If the FIFO is enabled (Finis empty.						1), this b	oit is set	when th	ne transm	nit FIFO	
6			RXFF		RO		0	UART	Receive	e FIFO F	ull						
								The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register.								ne	
								If the FIFO is disabled, this bit is set when the receive holding register is full.								egister	
								If the	FIFO is	enabled,	this bit	is set wh	nen the r	eceive	FIFO is fo	ull.	
5			TXFF		RO		0	UART	Transm	it FIFO	Full						
								The meaning of this bit depends on the state of the ${\tt FEN}$ bit <b>UARTLCRH</b> register.				n bit in th	ne				
									FIFO is	disabled	, this bit	is set wl	hen the	transmit	t holding	register	

June 14, 2007 263

If the FIFO is enabled, this bit is set when the transmit FIFO is full.

Bit/Field	Name	Type	Reset	Description
4	RXFE	RO	1	UART Receive FIFO Empty
				The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register.
				If the FIFO is disabled, this bit is set when the receive holding register is empty.
				If the FIFO is enabled, this bit is set when the receive FIFO is empty.
3	BUSY	RO	0	UART Busy
et4U.com				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The **UARTILPR** register is an 8-bit read/write register that stores the low-power counter divisor value used to generate the <code>IrlPBaud16</code> signal by dividing down the system clock (SysClk). All the bits are cleared to 0 when reset.

The IrlpBaud16 internal signal is generated by dividing down the UARTCLK signal according to the low-power divisor value written to **UARTILPR**. The low-power divisor value is calculated as follows:

 $ILPDVSR = SysClk / F_{IrLPBaud16}$ 

where  $F_{IrLPBaud16}$  is nominally 1.8432 MHz.


IrlpBaud16 is an internal signal used for SIR pulse generation when low-power mode is used. You must choose the divisor so that  $1.42\,\mathrm{MHz} < \mathrm{F}_{\mathrm{IrlpBaud16}} < 2.12\,\mathrm{MHz}$ , which results in a low-power pulse duration of  $1.41-2.11\,\mu\mathrm{s}$  (three times the period of IrlpBaud16). The minimum frequency of IrlpBaud16 ensures that pulses less than one period of IrlpBaud16 are rejected, but that pulses greater than  $1.4\,\mu\mathrm{s}$  are accepted as valid pulses.

Note: Zero is an illegal value. Programming a zero value results in no IrlpBaud16 pulses being generated.

#### UART IrDA Low-Power Register (UARTILPR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x020

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	ILPDVSR	R/W	0x0000	IrDA Low-Power Divisor

This is an 8-bit low-power divisor value.


WW.DataOncci+0.co

# Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when UARTIBRD=0), in which case the UARTFBRD register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 253 for configuration details.

#### UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000




### Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 253 for configuration details.

#### UART Fractional Baud-Rate Divisor (UARTFBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000



# Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

#### UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x02C

Type R/W, reset 0x0000.0000

U.com	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			1 1		1			rese	erved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	1		1 1	reser	ved		1		SPS	WL	EN	FEN	STP2	EPS	PEN	BRK		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit/Fi	eld		Name		Туре		Reset	Descr	iption									
31:	8	1	reserved		RO		0	compa	are shou atibility w rved acro	ith futur	e produc	cts, the v	alue of	a reserv				
7			SPS		R/W		0	UART	Stick Pa	arity Sele	ect							
								When bits 1, 2 and 7 of <b>UARTLCRH</b> are set, the parity bit is transm and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1.										
								When	this bit is	s cleare	d, stick p	parity is	disabled					
6:5	5		WLEN		R/W		0	UART	Word Le	ength								
									its indica as follov		umber o	f data bi	its transr	nitted or	receive	d in a		
								0x3: 8	B bits									
								0x2: 7	bits									
								0x1: 6	bits									
								0x0: 5	bits (de	fault)								
4			FEN		R/W		0	UART	Enable	FIFOs								
								If this mode	bit is set t ).	to 1, tran	smit and	d receive	e FIFO bu	uffers are	e enable	d (FIFO		
									cleared ne 1-byte					cter mod	le). The	FIFOs		
3			STP2		R/W		0	UART	Two Sto	p Bits S	Select							
									bit is set eceive lo									

В	it/Field	Name	Туре	Reset	Description
	2	EPS	R/W	0	UART Even Parity Select
					If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
					When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
					This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
	1	PEN	R/W	0	UART Parity Enable
w.DataSheet4U.cor					If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
	0	BRK	R/W	0	UART Send Break
					If this bit is set to 1, a Low level is continually output on the ${\tt UnTX}$ output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0

### Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.


To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

#### UART Control (UARTCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x030

4 Type R/W, reset 0x0000.0300



Bit/	/Field	Name	Туре	Reset	Description
	2	SIRLP	R/W	0	UART SIR Low Power Mode
					This bit selects the IrDA encoding mode. If this bit is cleared to 0, low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period. If this bit is set to 1, low-level bits are transmitted with a pulse width which is 3 times the period of the IrlpBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. See page 265 for more information.
	1	SIREN	R/W	0	UART SIR Enable
w.DataSheet4U.com					If this bit is set to 1, the IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol.
	0 (	JARTEN	R/W	0	UART Enable
					If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current character before stopping.

June 14, 2007 271

# Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

### UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x034

Type R/W, reset 0x0000.0012

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	'				rese	rved I							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	I	!	rese	rved						RXIFLSEL			TXIFLSEL	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0

Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:3	RXIFLSEL	R/W	0x2	UART Receive Interrupt FIFO Level Select
				The trigger points for the receive interrupt are as follows:
				000: RX FIFO ≥ 1/8 full
				001: RX FIFO ≥ ¼ full
				010: RX FIFO ≥ ½ full (default)
				011: RX FIFO ≥ ¾ full
				100: RX FIFO ≥ 7/8 full
				101-111: Reserved
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select
				The trigger points for the transmit interrupt are as follows:
				000: TX FIFO ≤ 1/8 full
				001: TX FIFO ≤ 1/4 full

01: IX FIFO ≤ ¼ full

010: TX FIFO ≤ ½ full (default)

011: TX FIFO ≤ ¾ full 100: TX FIFO ≤ 7/8 full

101-111: Reserved

### Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

26

25

24

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

23

22

21

20

19

18

17

16

#### **UART Interrupt Mask (UARTIM)**

30

29

28

27

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x038

Type R/W, reset 0x0000.0000

Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 10 6 14 13 12 11 5 4 0 8 reserved **OEIM** BEIM PEIM FEIM RTIM TXIM RXIM reserved RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W RO RO RO RO Туре 0 0 0 0 0 0 0 0 Bit/Field Name Type Reset Description 31:11 RO 0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 10 **OEIM** R/W **UART Overrun Error Interrupt Mask** 0 On a read, the current mask for the OEIM interrupt is returned. Setting this bit to 1 promotes the OEIM interrupt to the interrupt controller. 9 **BEIM** R/W 0 **UART Break Error Interrupt Mask** On a read, the current mask for the BEIM interrupt is returned. Setting this bit to 1 promotes the BEIM interrupt to the interrupt controller. **PEIM UART Parity Error Interrupt Mask** 8 R/W 0 On a read, the current mask for the PEIM interrupt is returned. Setting this bit to 1 promotes the PEIM interrupt to the interrupt controller. 7 **FEIM** R/W 0 **UART Framing Error Interrupt Mask** On a read, the current mask for the FEIM interrupt is returned. Setting this bit to 1 promotes the FEIM interrupt to the interrupt controller. 6 RTIM R/W n **UART Receive Time-Out Interrupt Mask** On a read, the current mask for the RTIM interrupt is returned. Setting this bit to 1 promotes the RTIM interrupt to the interrupt controller. 5 **TXIM** R/W 0 **UART Transmit Interrupt Mask** On a read, the current mask for the TXIM interrupt is returned. Setting this bit to 1 promotes the  ${\tt TXIM}$  interrupt to the interrupt controller.

June 14, 2007 273

Bit/Field	Name	Туре	Reset	Description
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the ${\tt RXIM}$ interrupt is returned.
				Setting this bit to 1 promotes the ${\tt RXIM}$ interrupt to the interrupt controller.
3:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

ww.DataSheet4U.com

# Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

### UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0x03C
Type RO, reset 0x0000.000F

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		<b>'</b>	•	l .			rese	rved I					1		•
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ľ		reserved	1	) 	OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS		rese	rved	1
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1
	RO 0 15 RO	RO RO 0 15 14 RO RO RO	RO RO RO 0 0 15 14 13 reserved	RO RO RO RO O O O O O O O O O O O O O O	RO RO RO RO RO O O O O O O O O O O O O	RO RO RO RO RO RO O O O O O O O O O O O	RO RO RO RO RO RO RO O O O O O O O O O	RO   RO   RO   RO   RO   RO   RO   RO	RO         RO<	RO	RO	RO	RO	RO	RO

Bit/Field	Name	Туре	Reset	Description
31:11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OERIS	RO	0	UART Overrun Error Raw Interrupt Status
				Gives the raw interrupt state (prior to masking) of this interrupt.
9	BERIS	RO	0	UART Break Error Raw Interrupt Status
				Gives the raw interrupt state (prior to masking) of this interrupt.
8	PERIS	RO	0	UART Parity Error Raw Interrupt Status
				Gives the raw interrupt state (prior to masking) of this interrupt.
7	FERIS	RO	0	UART Framing Error Raw Interrupt Status
				Gives the raw interrupt state (prior to masking) of this interrupt.
6	RTRIS	RO	0	UART Receive Time-Out Raw Interrupt Status
				Gives the raw interrupt state (prior to masking) of this interrupt.
5	TXRIS	RO	0	UART Transmit Raw Interrupt Status
				Gives the raw interrupt state (prior to masking) of this interrupt.
4	RXRIS	RO	0	UART Receive Raw Interrupt Status
				Gives the raw interrupt state (prior to masking) of this interrupt.
3:0	reserved	RO	0xF	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

**UART Masked Interrupt Status (UARTMIS)** 

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x040 Type RO, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 16 18 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 6 5 4 2 0 OEMIS BEMIS PEMIS **FEMIS** RTMIS TXMIS **RXMIS** reserved reserved RO RO RO RO RO RO RO RO RΩ RΩ RO RO RO RO RΩ RΩ Type Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Bit/Field	Name	Туре	Reset	Description
31:11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEMIS	RO	0	UART Overrun Error Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
9	BEMIS	RO	0	UART Break Error Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
8	PEMIS	RO	0	UART Parity Error Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
7	FEMIS	RO	0	UART Framing Error Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
6	RTMIS	RO	0	UART Receive Time-Out Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
5	TXMIS	RO	0	UART Transmit Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
4	RXMIS	RO	0	UART Receive Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
3:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 13: UART Interrupt Clear (UARTICR), offset 0x044

26

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

reserved

### UART Interrupt Clear (UARTICR)

30

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x044

Type W1C, reset 0x0000.0000

Type Reset	RO 0 15	RO 0	RO 0 13	RO 0	RO 0	RO 0 10	RO 0 9	RO 0 8	RO 0 7	RO 0 6	RO 0 5	RO 0	RO 0	RO 0	RO 0	RO 0
			reserved			OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC	ľ	rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31:	11		reserved		RO		0	comp	atibility v	vith futur	e produ	cts, the v	of a rese alue of a operation	a reserv		
10	)		OEIC		W1C		0	Overr	un Error	Interrup	t Clear					
									effect or		errupt.					
									ars inter							
9			BEIC		W1C		0		Error In effect or							
									ars inter		лири.					
8			PEIC		W1C		0	Parity	Error In	terrupt C	lear					
								0: No	effect or	n the inte	errupt.					
								1: Cle	ars inter	rupt.						
7	•		FEIC		W1C		0		ng Error							
									effect or ars inter		errupt.					
6	l		RTIC		W1C		0		ve Time		errunt Cle	ear				
0	'		KIIO		WIO		U		effect or			Cai				
								1: Cle	ars inter	rupt.						
5	;		TXIC		W1C		0	Trans	mit Inter	rupt Clea	ar					
									effect or		errupt.					
								1: Cle	ars inter	rupt.						

June 14, 2007

Bit/Field	Name	Type	Reset	Description
4	RXIC	W1C	0	Receive Interrupt Clear
				0: No effect on the interrupt.
				1: Clears interrupt.
3:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

ww.DataSheet4U.com




### Register 14: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFD0

Type RO, reset 0x0000.0000



# Register 15: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)


PID5

RO

0x00

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFD4

7:0



UART Peripheral ID Register[15:8]

### Register 16: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

PID6

RO

0x00

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFD8 Type RO, reset 0x0000.0000

7:0

29 28 27 26 25 24 23 22 21 16 30 20 19 18 reserved Туре RO Reset 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 6 0 PID6 reserved RO RO RO RO RO RO RΩ RΩ RΩ RO RΩ RO RΩ RΩ RΩ RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Type Reset Description RO 0 Software should not rely on the value of a reserved bit. To provide 31:8 reserved compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

UART Peripheral ID Register[23:16]

# Register 17: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)


PID7

RO

0x00

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFDC Type RO, reset 0x0000.0000

7:0




UART Peripheral ID Register[31:24]

### Register 18: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE0 Type RO, reset 0x0000.0011



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x11	UART Peripheral ID Register[7:0]


# Register 19: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0xFE4
Type RO, reset 0x0000.0000 30 29 28 27 26 25 24



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x00	UART Peripheral ID Register[15:8]

# Register 20: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE8 Type RO, reset 0x0000.0018

30 29 28 27 26 25 24 23 22 21 20 19 16 18 reserved Туре RO Reset 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 6 0 PID2 reserved RO Type 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0


Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	UART Peripheral ID Register[23:16]

# Register 21: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFEC Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	UART Peripheral ID Register[31:24]

# Register 22: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF0 Type RO, reset 0x0000.000D

31 30 29 28 27 26 25 24 23 22 20 19 16 18 reserved Туре RO Reset 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 6 0 CID0 reserved RO RΩ RO RO RO RO Type 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	UART PrimeCell ID Register[7:0]

Provides software a standard cross-peripheral identification system.

# Register 23: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCellID1)

CID1


RO

0xF0

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF4

Type RO, reset 0x0000.00F0

7:0



Provides software a standard cross-peripheral identification system.

UART PrimeCell ID Register[15:8]

# Register 24: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCellID2)

CID2


RO

0x05

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF8

Type RO, reset 0x0000.0005

7:0



Provides software a standard cross-peripheral identification system.


UART PrimeCell ID Register[23:16]

# Register 25: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCellID3)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0xFFC
Type RO, reset 0x0000.00B1



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	UART PrimeCell ID Register[31:24]

# 13 Synchronous Serial Interface (SSI)

## SSI


The Stellaris<sup>®</sup> microcontroller includes two Synchronous Serial Interface (SSI) modules. Each SSI is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

Each Stellaris® SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

# 13.1 Block Diagram

Figure 13-1. SSI Module Block Diagram



ww.DataSheet4U.co

291

# 13.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

#### 13.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the 50-MHz input clock. The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 309). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0** (**SSICR0**) register (see page 303).

The frequency of the output clock SSIClk is defined by:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note that although the SSIClk transmit clock can theoretically be 25 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Electrical Characteristics" on page 438 to view SSI timing parameters.

## 13.2.2 FIFO Operation

#### 13.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 307), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITX pin.

#### 13.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

### 13.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out

#### Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 310). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 311 and page 312, respectively).

#### 13.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFss) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFss pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk, and latch data from the other device on the falling edge.


Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

#### 13.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 13-2 on page 294 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.

June 14, 2007 293

Figure 13-2. TI Synchronous Serial Frame Format (Single Transfer)




In this mode, <code>SSIClk</code> and <code>SSIFss</code> are forced Low, and the transmit data line <code>SSITx</code> is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, <code>SSIFss</code> is pulsed High for one <code>SSIClk</code> period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of <code>SSIClk</code>, the MSB of the 4 to 16-bit data frame is shifted out on the <code>SSITx</code> pin. Likewise, the MSB of the received data is shifted onto the <code>SSIRx</code> pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIClk. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIClk after the LSB has been latched.

Figure 13-3 on page 294 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

Figure 13-3. TI Synchronous Serial Frame Format (Continuous Transfer)



#### 13.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFss signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

#### SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

#### SPH Phase Control Bit


The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

ww.DataSheet4U.con

### 13.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0


Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 13-4 on page 295 and Figure 13-5 on page 295.

Figure 13-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0



w.DataSneet4U.com

Figure 13-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0



Note: Q is undefined.

In this configuration, during idle periods:

- SSIC1k is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIC1k period after the last bit has been captured.


However, in the case of continuous back-to-back transmissions, the  ${\tt SSIFss}$  signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its

serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

#### 13.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 13-6 on page 296, which covers both single and continuous transfers.

Figure 13-6. Freescale SPI Frame Format with SPO=0 and SPH=1



Note: Q is undefined.

In this configuration, during idle periods:

- SSIC1k is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIC1k pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.


For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words and termination is the same as that of the single word transfer.

## 13.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 13-7 on page 297 and Figure 13-8 on page 297.


www.DataSheet/III.com

Figure 13-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0



Note: Q is undefined.

Figure 13-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIC1k is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the  $\mathtt{SSITx}$  line. Now that both the master and slave data have been set, the  $\mathtt{SSIClk}$  master clock pin becomes Low after one further half  $\mathtt{SSIClk}$  period. This means that data is captured on the falling edges and propagated on the rising edges of the  $\mathtt{SSIClk}$  signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.


However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

ww.Data5ffeet40.com

#### 13.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 13-9 on page 298, which covers both single and continuous transfers.

Figure 13-9. Freescale SPI Frame Format with SPO=1 and SPH=1



31166140.00111

Note: Q is undefined.

In this configuration, during idle periods:

- SSIC1k is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFss pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words and termination is the same as that of the single word transfer.

#### 13.2.4.7 MICROWIRE Frame Format

Figure 13-10 on page 299 shows the MICROWIRE frame format, again for a single frame. Figure 13-11 on page 300 shows the same format when back-to-back frames are transmitted.

Figure 13-10. MICROWIRE Frame Format (Single Frame)

w.DataSneet4U.com

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSIC1k is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low


A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFss causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITxpin. SSIFss remains Low for the duration of the frame transmission. The SSIRxpin pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIC1k after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFss line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIClk, after the LSB of the frame has been latched into the SSI.


Figure 13-11. MICROWIRE Frame Format (Continuous Transfer)



In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 13-12 on page 300 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFSS must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFSS must have a hold of at least one SSIClk period.

Figure 13-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements



# 13.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the **RCGC1** register. For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
  - **a.** For master operations, set the **SSICR1** register to 0x00000000.
  - **b.** For slave mode (output enabled), set the **SSICR1** register to 0x00000004.
  - c. For slave mode (output disabled), set the **SSICR1** register to 0x0000000C.
- 3. Configure the clock prescale divisor by writing the SSICPSR register.

MMM DataSheet4II c

- 4. Write the **SSICR0** register with the following configuration:
  - Serial clock rate (SCR)
  - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
  - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
  - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- Ensure that the SSE bit in the SSICR1 register is disabled.
- 2. Write the **SSICR1** register with a value of 0x00000000.
- 3. Write the **SSICPSR** register with a value of 0x00000002.
- Write the SSICR0 register with a value of 0x000009C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

# 13.4 Register Map

Table 13-1 on page 302 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

- SSI0: 0x4000.8000
- SSI1: 0x4000.9000

Note: The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

/ww.DataSheet4U.cor

Table 13-1. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	303
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	305
0x008	SSIDR	R/W	0x0000.0000	SSI Data	307
0x00C	SSISR	RO	0x0000.0003	SSI Status	308
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	309
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	310
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	311
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	312
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	313
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	314
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	315
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	316
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	317
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	318
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	319
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	320
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	321
0xFF0	SSIPCelIID0	RO	0x0000.000D	SSI PrimeCell Identification 0	322
0xFF4	SSIPCelIID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	323
0xFF8	SSIPCelIID2	RO	0x0000.0005	SSI PrimeCell Identification 2	324
0xFFC	SSIPCellID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	325

# 13.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

## Register 1: SSI Control 0 (SSICR0), offset 0x000


**SSICR0** is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate and data size are configured in this register.

#### SSI Control 0 (SSICR0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0x000

Type R/W, reset 0x0000.0000



June 14, 2007 303

When the SPO bit is 0, it produces a steady state Low value on the SSIC1k pin. If SPO is 1, a steady state High value is placed on the

SSIC1k pin when data is not being transferred.

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0	SSI Frame Format Select
				The FRF values are defined as follows:
				FRF Value Frame Format
				00 Freescale SPI Frame Format
				01 Texas Intruments Synchronous Serial Frame Format
				10 MICROWIRE Frame Format
				11 Reserved
u Data Shoot/III oom 3:0	DSS	R/W	0	SSI Data Size Select
w.DataSheet4U.com <sup>3:0</sup>	200		Ü	The DSS values are defined as follows:
				DSS Value Data Size
				0000-0010 Reserved
				0011 4-bit data
				0100 5-bit data
				0101 6-bit data
				0110 7-bit data
				0111 8-bit data
				1000 9-bit data
				1001 10-bit data
				1010 11-bit data
				1011 12-bit data
				1100 13-bit data
				1101 14-bit data
				1110 15-bit data
				1111 16-bit data

# Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI Control 1 (SSICR1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x004

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		'		l			1	rese	rved			•		•	l			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1				rese	erved	i				ı	SOD	MS	SSE	LBM		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit/Fi	ield		Name		Туре	ſ	Reset	Descr	iption									
24.	. 4		r000m/0d		DO		0	Coffu	ara abau	ld not re	dy on th	o voluo	of a room	ruad bit	To prov	ida.		
31:	4		reserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
3			SOD		R/W		0	SSIS	lave Mod	de Outpi	ut Disab	le						
								syster slaves the se could	nit is relevens, it is possible sin the syrial output be tied to the syrial so where the syrial so where the syrial so where the syrial syrial so where the syrial	ossible ystem w ut line. In ogether.	for the S hile ens such sy To oper	SSI mast uring tha stems, to rate in su	er to bro at only or he TXD I uch a sys	padcast and slave of the slave of the slave of the slave of the stem, the stem, the stem, the slave of the sl	a messa drives da n multiple SOD bi	ge to all ata onto e slaves t can be		
								0: SS	can driv	e ssit	x output	in Slave	e Output	mode.				
								1: SS	l must no	t drive t	he ssi	rx outpu	ıt in Slav	e mode.				
2			MS		R/W		0	SSIM	laster/Sla	ave Sele	ect							
									it selects disabled			e mode	and can	be mod	ified onl	y when		
								0: Dev	vice conf	igured a	is a mas	ster.						
								1: Dev	vice conf	igured a	ıs a slav	e.						
1			SSE		R/W		0	SSI S	ynchrono	ous Seri	al Port E	Enable						
								Settin	g this bit	enables	s SSI op	eration.						

June 14, 2007 305

Note:

0: SSI operation disabled. 1: SSI operation enabled.

reprogrammed.

This bit must be set to 0 before any control registers are

Bit/Field	Name	Туре	Reset	Description
0	LBM	R/W	0	SSI Loopback Mode
				Setting this bit enables Loopback Test mode.
				0: Normal serial port operation enabled.
				1: Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

ww.DataSheet4U.com

## Register 3: SSI Data (SSIDR), offset 0x008

**SSIDR** is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITX pin at the programmed bit rate.


When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

#### SSI Data (SSIDR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	DATA	R/W	0	SSI Receive/Transmit Data

A read operation reads the receive FIFO. A write operation writes the transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

# Register 4: SSI Status (SSISR), offset 0x00C

**SSISR** is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

SSI Status (SSISR)

SSI Sta SSI0 bas SSI1 bas Offset 0xl Type RO,	e: 0x4000 e: 0x4000 00C	0.8000 0.9000	3															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	'	'			' ' '			rese	rved		•	•	'	'		'		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
t4U.com						reserved						BSY	RFF	RNE	TNF	TFE		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	R0 1		
Bit/F	blai		Name		Туре		Reset	Descr	intion									
Bitti	iciu		INAITIC		турс	'		Description										
31:	:5	r	eserved		RO			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
4	ļ		BSY		RO	RO 0		SSI Busy Bit										
								0: SSI is idle.										
								1: SSI is currently transmitting and/or receiving a frame, or the transm FIFO is not empty.								transmit		
3	3		RFF		RO		0	SSI R	eceive F	IFO Ful	l							
								0: Red	ceive FIF	O is not	t full.							
								1: Red	ceive FIF	O is full								
2	2		RNE		RO		0	SSIR	eceive F	IFO Not	Empty							
								0: Red	ceive FIF	O is em	pty.							
								1: Red	ceive FIF	O is not	t empty.							
1			TNF		RO		1	SSI Ti	ransmit l	FIFO No	t Full							
								0: Tra	nsmit FI	FO is ful	l.							
								1: Tra	nsmit FI	FO is no	t full.							
0	)		TFE		R0		1	SSI Ti	ransmit l	FIFO Em	npty							
					0: Tra	nsmit FI	FO is no	t empty.										
							1: Tra	nsmit FI	FO is en	npty.								

## Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

**SSICPSR** is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.


The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

SSI Clock Prescale (SSICPSR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0x010

Type R/W, reset 0x0000.0000



Bit/Field	Name	туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CPSDVSR	R/W	0	SSI Clock Prescale Divisor

This value must be an even number from 2 to 254, depending on the frequency of  ${\tt SSIClk}.$  The LSB always returns 0 on reads.

June 14, 2007 309

## Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The SSIIM register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

#### SSI Interrupt Mask (SSIIM)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x014

Type R/W	, reset (	0.0000xC	0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
U.com		1	'	' '	'		'	rese	rved I	1	'		l I			•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	' '	'		erved						TXIM	RXIM	RTIM	RORIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	4		reserved	d	RO		0	compa	atibility v	vith futur	e produ	cts, the	of a rese value of operation	a reserv	•	
3			TXIM		R/W		0	0: TX	FIFO ha	alf-full or		ndition ir	nterrupt is			
2			RXIM		R/W		0	0: RX	FIFO ha	alf-full or		ondition	interrupt			
1			RTIM		R/W		0	0: RX	FIFO tir	ne-out ir	t Interrup nterrupt i nterrupt i	s maske				
0			RORIM		R/W		0	0: RX	FIFO ov	errun in	Interrupt terrupt is terrupt is	s maske				

# Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI Raw Interrupt Status (SSIRIS)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x018

Typ

ype RO	reset 0	x0000.000	08													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'			_		'	rese	rved			1			'	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'	1			rese	erved					1	TXRIS	RXRIS	RTRIS	RORRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:4		reserved		RO		0	compa	atibility w	ith futur	e produ	e value of the virte of the vir	alue of	a reserv		
3			TXRIS		RO		1					upt Statu O is half		ess, whe	n set.	
2			RXRIS		RO		0					upt Statu O is half		ore, whe	en set.	
1			RTRIS		RO		0					nterrupt S e-out has		d, when	set.	
0			RORRIS		RO		0					errupt St O has ov		I, when s	set.	


## Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt Status (SSIMIS)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0x01C



# Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI Interrupt Clear (SSIICR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x020 Type W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	'	 			rese	rved					1		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
U.com	15	14	13	12	11	10	9	. 8	7	6	5	4	3	2	1	0
				<u>'</u>			rese	erved	<u>'</u>				<u>'</u>		RTIC	RORIC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0

Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	RTIC	W1C	0	SSI Receive Time-Out Interrupt Clear  0: No effect on interrupt.  1: Clears interrupt.
0	RORIC	W1C	0	SSI Receive Overrun Interrupt Clear  0: No effect on interrupt.

1: Clears interrupt.

# Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0xFD0

Type RO, reset 0x0000.0000



Can be used by software to identify the presence of this peripheral.

## Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

PID5

RO


0x00

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0xFD4

7:0

Type RO, reset 0x0000.0000



Can be used by software to identify the presence of this peripheral.

SSI Peripheral ID Register[15:8]

# Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0xFD8

Type RO, reset 0x0000.0000



316

# Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0xFDC

Type RO, reset 0x0000.0000



Can be used by software to identify the presence of this peripheral.

# Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0xFE0

Type RO, reset 0x0000.0022



# Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0xFE4

Type RO, reset 0x0000.0000



Can be used by software to identify the presence of this peripheral.

## Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0xFE8

Type RO, reset 0x0000.0018



# Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0xFEC

Type RO, reset 0x0000.0001



Can be used by software to identify the presence of this peripheral.

## Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0


The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCellID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0xFF0

Type RO, reset 0x0000.000D



# Register 19: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4


The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCellID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0xFF4

Type RO, reset 0x0000.00F0



# Register 20: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8


The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0xFF8

Type RO, reset 0x0000.0005




#### Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFFC

Type RO, reset 0x0000.00B1



Provides software a standard cross-peripheral identification system.

# 14 Inter-Integrated Circuit (I<sup>2</sup>C) Interface

#### I2C


The Inter-Integrated Circuit (I<sup>2</sup>C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external I<sup>2</sup>C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I<sup>2</sup>C bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S1150 microcontroller includes one I<sup>2</sup>C module, providing the ability to interact (both send and receive) with other I<sup>2</sup>C devices on the bus.

Devices on the I<sup>2</sup>C bus can be designated as either a master or a slave. The Stellaris<sup>®</sup> I<sup>2</sup>C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. There are a total of four I<sup>2</sup>C modes: Master Transmit, Master Receive, Slave Transmit, and Slave Receive. The Stellaris<sup>®</sup> I<sup>2</sup>C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I<sup>2</sup>C master and slave can generate interrupts; the I<sup>2</sup>C master generates interrupts when a transmit or receive operation completes (or aborts due to an error) and the I<sup>2</sup>C slave generates interrupts when data has been sent or requested by a master.

### 14.1 Block Diagram

Figure 14-1. I<sup>2</sup>C Block Diagram




### 14.2 Functional Description

The Each  $I^2C$  module is comprised of both master and slave functions which are implemented as separate peripherals. For proper operation, the SDA and SCL pins must be connected to bi-directional open-drain pads. A typical  $I^2C$  bus configuration is shown in Figure 14-2 on page 327.

See "I<sup>2</sup>C" on page 441 for I<sup>2</sup>C timing diagrams.

MAN DataShootAll cor

Figure 14-2. I<sup>2</sup>C Bus Configuration



### 14.2.1 I<sup>2</sup>C Bus Functional Overview

The I<sup>2</sup>C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris<sup>®</sup> microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are high.

Every transaction on the I<sup>2</sup>C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 327) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

#### 14.2.1.1 START and STOP Conditions

The protocol of the I<sup>2</sup>C bus defines two states to begin and end a transaction: START and STOP. A high-to-low transition on the SDA line while the SCL is high is defined as a START condition, and a low-to-high transition on the SDA line while SCL is high is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 14-3 on page 327.

Figure 14-3. START and STOP Conditions




#### 14.2.1.2 Data Format with 7-Bit Address

Data transfers follow the format shown in Figure 14-4 on page 328. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit ( $\mathbb{R}/\mathbb{S}$  bit in the **I2CMSA** register). A zero indicates a transmit operation (send), and a one indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within a single transfer.


June 14, 2007 327

Figure 14-4. Complete Data Transfer with a 7-Bit Address



The first seven bits of the first byte make up the slave address (see Figure 14-5 on page 328). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) data to the selected slave, and a one in this position means that the master will receive data from the slave.


Figure 14-5. R/S Bit in First Byte



#### 14.2.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is low (see Figure 14-6 on page 328).

Figure 14-6. Data Validity During Bit Transfer on the I<sup>2</sup>C Bus



### 14.2.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data sent out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 328.

When a slave receiver does not acknowledge the slave address, SDA must be left high by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Since the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

www.DataShoot/III.com

#### 14.2.1.5 Arbitration

A master may start a transfer only if the bus is idle. Its possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is high. During arbitration, the first of the competing master devices to place a '1' (high) on SDA while another master transmits a '0' (low) will switch off its data output stage and retire until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

#### 14.2.2 Available Speed Modes

The  $I^2C$  clock rate is determined by the parameters: CLK\_PRD, TIMER\_PRD, SCL\_LP, and SCL\_HP.

#### where:

CLK\_PRD is the system clock period

SCL\_LP is the low phase of SCL (fixed at 6)

SCL\_HP is the high phase of SCL (fixed at 4)

TIMER\_PRD is the programmed value in the I<sup>2</sup>C Master Timer Period (I2CMTPR) register (see page 346).

The I<sup>2</sup>C clock period is calculated as follows:

#### For example:

CLK\_PRD = 50 ns TIMER\_PRD = 2 SCL\_LP=6 SCL\_HP=4

yields a SCL frequency of:

1/T = 333 Khz

Table 14-1 on page 329 gives examples of Timer period, system clock, and speed mode (Standard or Fast).

Table 14-1. Examples of I<sup>2</sup>C Master Timer Period versus Speed Mode

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 Mhz	0x01	100 Kbps	-	-
6 Mhz	0x02	100 Kbps	-	-
12.5 Mhz	0x06	89 Kbps	0x01	312 Kbps
16.7 Mhz	0x08	93 Kbps	0x02	278 Kbps
20 Mhz	0x09	100 Kbps	0x02	333 Kbps
25 Mhz	0x0C	96.2 Kbps	0x03	312 Kbps
33Mhz	0x10	97.1 Kbps	0x04	330 Kbps
40Mhz	0x13	100 Kbps	0x04	400 Kbps

June 14, 2007 329

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
50Mhz	0x18	100 Kbps	0x06	357 Kbps

### 14.2.3 Interrupts

The I<sup>2</sup>C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master transaction error
- Slave transaction received
- Slave transaction requested

There is a separate interrupt signal for the I<sup>2</sup>C master and I<sup>2</sup>C modules. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

### 14.2.3.1 I<sup>2</sup>C Master Interrupts

The  $I^2C$  master module generates an interrupt when a transaction completes (either transmit or receive), or when an error occurs during a transaction. To enable the  $I^2C$  master interrupt, software must write a '1' to the  $I^2C$  Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR bit in the  $I^2C$  Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction. An error condition is asserted if the last transaction wasn't acknowledge by the slave or if the master was forced to give up ownership of the bus due to a lost arbitration round with another master. If an error is not detected, the application can proceed with the transfer. The interrupt is cleared by writing a '1' to the  $I^2C$  Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the  $I^2C$  Master Raw Interrupt Status (I2CMRIS) register.

### 14.2.3.2 I<sup>2</sup>C Slave Interrupts

The slave module generates interrupts as it receives requests from an  $I^2C$  master. To enable the  $I^2C$  slave interrupt, write a '1' to the  $I^2C$  Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the  $I^2C$  Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the  $I^2C$  Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by writing a '1' to the  $I^2C$  Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I<sup>2</sup>C Slave Raw Interrupt Status (I2CSRIS) register.

### 14.2.4 Loopback Operation

The  $I^2C$  modules can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LPBK bit in the  $I^2C$  Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.


#### 14.2.5 Command Sequence Flow Charts

This section details the steps required to perform the various I<sup>2</sup>C transfer types in both master and slave mode.

# 14.2.5.1 I<sup>2</sup>C Master Command Sequences


The figures that follow show the command sequences available for the I<sup>2</sup>C master.

Figure 14-7. Master Single SEND



ww DataSheet4U cor

Figure 14-8. Master Single RECEIVE



Idle

ww DataSheet4U co

Sequence may be omitted in a Single Master Write Slave Address to I2CMSA Read I2CMCS system Write data to I2CMDR BUSY bit=0? Read I2CMCS ERROR bit=0? BUSBSY bit=0? YES Write data to I2CMDR ARBLST bit=1 Write ---0-011 to YES Write ---0-100 to I2CMCS Write ---0-001 to I2CMCS Index=n? Error Service YES Write ---0-101 to I2CMCS Idle Read I2CMCS BUSY bit=0? YES ERROR bit=0? Error Service YES

Figure 14-9. Master Burst SEND

www.DataSheet4U.cor

Sequence may be omitted in a Single Master Write Slave Address to I2CMSA Read I2CMCS BUSY bit=0? Read I2CMCS YES BUSBSY bit=0 ERROR bit=0? YES ARBLST bit=1? Write ---01011 to I2CMCS Read data from I2CMDR YES Write ---0-100 to I2CMCS Write ---01001 to I2CMCS Index=m-1? Error Service YES Write ---00101 to Idle BUSY bit=0? YES ERROR bit=0° YES Read data from I2CMDR Error Service

Figure 14-10. Master Burst RECEIVE

www.DataSheet4LLco

Idle Master operates in Master Transmit mode STOP condition is not generated Write Slave Address to **I2CMSA** Write ---01011 to **I2CMCS** Repeated START condition is generated with changing data Master operates in direction Master Receive mode Idle

Figure 14-11. Master Burst RECEIVE after Burst SEND

www.DataSheet4U.com

Idle Master operates in Master Receive mode STOP condition is not generated Write Slave Address to **I2CMSA** Write ---0-011 to **I2CMCS** Repeated START condition is generated with changing data Master operates in direction Master Transmit mode Idle

Figure 14-12. Master Burst SEND after Burst RECEIVE

ww.DataSheet4U.com

### 14.2.5.2 I<sup>2</sup>C Slave Command Sequences

Figure 14-13 on page 337 presents the command sequence available for the I<sup>2</sup>C slave.

Idle Write OWN Slave Address to **I2CSOAR** Write -----1 to **I2CSCSR** Read I2CSCSR TREQ bit=1? RREQ bit=1? FBR is YES YES Write data to Read data from **I2CSDR I2CSDR** 

Figure 14-13. Slave Command Sequence

# 14.3 Initialization and Configuration

The following example shows how to configure the I<sup>2</sup>C module to send a single byte as a master. This assumes the system clock is 20 MHz.

- Enable the I<sup>2</sup>C clock by writing a value of 0x0000.1000 to the RCGC1 register in the System Control module.
- Enable the clock to the appropriate GPIO module via the RCGC2 register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- 4. Initialize the I<sup>2</sup>C Master by writing the **I2CMCR** register with a value of 0x0000.0020.
- 5. Set the desired SCL clock speed of 100 Kbps by writing the **I2CMTPR** register with the correct value. The value written to the **I2CMTPR** register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

/ww.DataSheet4U.co

```
TPR = (System Clock / (2 * (SCL_LP + SCL_HP) * SCL_CLK)) - 1;
TPR = (20MHz / (2 * (6 + 4) * 100000)) - 1;
TPR = 9
```

Write the **I2CMTPR** register with the value of 0x0000.0009.

- 6. Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- Place data (byte) to be sent in the data register by writing the I2CMDR register with the desired data.
- 8. Initiate a single byte send of the data from Master to Slave by writing the **I2CMCS** register with a value of 0x0000.0007 (STOP, START, RUN).
- 9. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.

# 14.4 I<sup>2</sup>C Register Map

Table 14-2 on page 338 lists the I<sup>2</sup>C registers. All addresses given are relative to the I<sup>2</sup>C base addresses for the master and slave:

I<sup>2</sup>C Master 0: 0x4002.0000

I<sup>2</sup>C Slave 0: 0x4002.0800

I<sup>2</sup>C Master 1: 0x4002.1000

I<sup>2</sup>C Slave 1: 0x4001.1800

Table 14-2. Inter-Integrated Circuit (I<sup>2</sup>C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
I <sup>2</sup> C Maste	r				
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	340
0x004	I2CMCS	R/W	0x0000.0000	I2C Master Control/Status	341
800x0	I2CMDR	R/W	0x0000.0000	I2C Master Data	345
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	346
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	347
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	348
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	349
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	350
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	351
I <sup>2</sup> C Slave	1				
0x000	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	353

Offset	Name	Туре	Reset	Description	See page
0x004	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	354
0x008	I2CSDR	R/W	0x0000.0000	I2C Slave Data	356
0x00C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	357
0x010	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	358
0x014	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	359
0x018	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	360

# Register Descriptions (I<sup>2</sup>C Master)

The remainder of this section lists and describes the I<sup>2</sup>C master registers, in numerical order by address offset. See also "Register Descriptions (I2C Slave)" on page 352.

June 14, 2007


### Register 1: I<sup>2</sup>C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).

#### I2C Master Slave Address (I2CMSA)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:1	SA	R/W	0	I <sup>2</sup> C Slave Address
				This field specifies bits A6 through A0 of the slave address.
0	R/S	R/W	0	Receive/Send

The  $\ensuremath{\mathbb{R}/S}$  bit specifies if the next operation is a Receive (High) or Send (Low).

0: Send

1: Receive

340

### Register 2: I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I<sup>2</sup>C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits. The START bit causes the generation of the START, or REPEATED START condition.


The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the  $I^2C$  Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I2CMDR register. When the  $I^2C$  module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the  $I^2C$  bus controller to send an acknowledge automatically after each byte. This bit must be reset when the  $I^2C$  bus controller requires no further data to be sent from the slave transmitter.

W.DalaSHEEL4U.COIII

#### **Read-Only Status Register**

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x004 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	BUSBSY	R	0	This bit specifies the state of the $I^2C$ bus. If set, the bus is busy; otherwise, the bus is idle. The bit changes based on the START and STOP conditions.
5	IDLE	R	0	This bit specifies the $I^2C$ controller state. If set, the controller is idle; otherwise the controller is not idle.
4	ARBLST	R	0	This bit specifies the result of bus arbitration. If set, the controller lost arbitration; otherwise, the controller won arbitration.
3	DATACK	R	0	This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged.

June 14, 2007 341

Bit/Field	Name	Type	Reset	Description
2	ADRACK	R	0	This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged.
1	ERROR	R	0	This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged, the transmit data not being acknowledged, or because the controller lost arbitration.
0	BUSY	R	0	This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status bits are not valid.


ww DataSheet4LL com

#### **Write-Only Control Register**

#### I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x004

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	ACK	W	0	When set, causes received data byte to be acknowledged automatically by the master. See field decoding in Table 14-3 on page 343.
2	STOP	W	0	When set, causes the generation of the STOP condition. See field decoding in Table 14-3 on page 343.
1	START	W	0	When set, causes the generation of a START or repeated START condition. See field decoding in Table 14-3 on page 343.
0	RUN	W	0	When set, allows the master to send or receive data. See field decoding in Table 14-3 on page 343.

Table 14-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)

Current	I2CMSA[0]		I2CMC	S[3:0]		Description					
State	R/S	ACK	STOP	START	RUN						
Idle	0	X <sup>a</sup>	0	1	1	START condition followed by SEND (master goes to the Master Transmit state).					
	0	Х	1	1	1	START condition followed by a SEND and STOP condition (master remains in Idle state).					
	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).					
	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).					
	1	1	0	1	START condition followed by RECEIVE (master goes to the Master Receive state).						
	1	1	1	1	1	Illegal.					
	All other co	mbinations	not listed	are non-or	perations.	NOP.					
Master Transmit	Х	Х	0	0	1	SEND operation (master remains in Master Transmit state).					
	Х	Х	1	0	0	STOP condition (master goes to Idle state).					
	Х	Х	1	0	1	SEND followed by STOP condition (master goes to Idle state).					
	0	Х	0	1	1	Repeated START condition followed by a SEND (master remains in Master Transmit state).					
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).					
	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).					
	1	0	1	1	1	Repeated START condition followed by a SEND and STOP condition (master goes to Idle state).					
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).					
	1	1	1	1	1	Illegal.					
	All other co	mbinations	not listed	are non-or	perations.	NOP.					

ww.DataSheet4U.com

343

Current	I2CMSA[0]		I2CMC	CS[3:0]		Description			
State	R/S	ACK	STOP	START	RUN				
Master Receive	Х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).			
	Х	Х	1	0	0	STOP condition (master goes to Idle state). <sup>b</sup>			
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).			
	Х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).			
	Х	1	1	0	1	Illegal.			
	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).			
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).			
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).			
	0	Х	0	1	1	Repeated START condition followed by SEND (master goes to Master Transmit state).			
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).			
	All other co	mbination	s not listed	are non-op	erations.	NOP.			

a. An X in a table cell indicates the bit can be 0 or 1.

ww.DataSheet4U.com

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

### Register 3: I<sup>2</sup>C Master Data (I2CMDR), offset 0x008


This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.

#### I2C Master Data (I2CMDR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000

Offset 0x008

Type R/W, reset 0x0000.0000




### Register 4: I<sup>2</sup>C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

#### I2C Master Timer Period (I2CMTPR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x00C

Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	TPR	R/W	0x1	This field specifies the period of the SCL clock.

#### where:

SCL\_PRD is the SCL line period (I<sup>2</sup>C clock).

 $\mathtt{TPR}$  is the Timer Period register value (range of 1 to 255).

SCL\_LP is the SCL Low period (fixed at 6).

SCL\_HP is the SCL High period (fixed at 4).

# Register 5: I<sup>2</sup>C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.

#### I2C Master Interrupt Mask (I2CMIMR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x010 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved I							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
4U.com					' '			reserved								IM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0							

Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	IM	R/W	0	This bit controls whether a raw interrupt is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

June 14, 2007 347

# Register 6: I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

#### I2C Master Raw Interrupt Status (I2CMRIS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x014

Type RO, reset 0x0000.0000

• •																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	1		T	1		1	1	1	1
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
. 10001	·	·	·	ŭ	ŭ	ŭ	·	·	ŭ	•	·	·	·	ŭ	·	ŭ
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
4U.com							1		•	1					1	
10.00111								reserved								RIS
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	امام		Name		Type		Reset	Descri	ntion							
Divi	iciu		Name		Турс		i (CSCI	DC3G1	ption							
															_	
31	:1	r	eserved		RO		0	Softwa	are sho	uld not re	ely on the	e value	of a rese	erved bi	t. To prov	vide
								compa	atibility v	with futur	e produc	ts, the	value of	a reser	ved bit sl	nould be

0 RIS RO

This bit specifies the raw interrupt state (prior to masking) of the I<sup>2</sup>C master block. If set, an interrupt is pending; otherwise, an interrupt is not pending.

preserved across a read-modify-write operation.

# Register 7: I<sup>2</sup>C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

I2C Master Masked Interrupt Status (I2CMMIS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x018

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved I							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
4U.com				<u>l</u>				reserved								MIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0

Bit/Field	Name	туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	MIS	RO	0	This bit specifies the raw interrupt state (after masking) of the I <sup>2</sup> C master

This bit specifies the raw interrupt state (after masking) of the I<sup>2</sup>C master block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.


# Register 8: I<sup>2</sup>C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.

#### I2C Master Interrupt Clear (I2CMICR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x01C

Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	IC	WO	0	Interrupt Clear

This bit controls the clearing of the raw interrupt. A write of 1 clears the interrupt; otherwise, a write of 0 has no affect on the interrupt state. A read of this register returns no meaningful data.

# Register 9: I<sup>2</sup>C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

#### I2C Master Configuration (I2CMCR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x020

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· · · · ·		1	rese	rved •					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	. 8	7	6	5	4	3	2	1	0
U.com		1	1	1	reser	ved	1	l			SFE	MFE		reserved		LPBK
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Rit/F	امام		Name		Tyne		Reset	Descr	intion							

Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SFE	R/W	0	I <sup>2</sup> C Slave Function Enable
				This bit specifies whether the interface may operate in Slave mode. If set, Slave mode is enabled; otherwise, Slave mode is disabled.
4	MFE	R/W	0	I <sup>2</sup> C Master Function Enable
				This bit specifies whether the interface may operate in Master mode. If set, Master mode is enabled; otherwise, Master mode is disabled and the interface clock is disabled.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	LPBK	R/W	0	I <sup>2</sup> C Loopback

This bit specifies whether the interface is operating normally or in Loopback mode. If set, the device is put in a test mode loopback configuration; otherwise, the device operates normally.

# 14.6 Register Descriptions (I2C Slave)

The remainder of this section lists and describes the  $I^2C$  slave registers, in numerical order by address offset. See also "Register Descriptions ( $I^2C$  Master)" on page 339.


www DataSheet4U com

### Register 10: I<sup>2</sup>C Slave Own Address (I2CSOAR), offset 0x000

This register consists of seven address bits that identify the Stellaris $^{\tiny{(8)}}$  I $^{\tiny{(2)}}$ C device on the I $^{\tiny{(2)}}$ C bus.

I2C Slave Own Address (I2CSOAR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4001.1800 Offset 0x000 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	OAR	R/W	0	I <sup>2</sup> C Slave Own Address

This field specifies bits A6 through A0 of the slave address.

### Register 11: I<sup>2</sup>C Slave Control/Status (I2CSCSR), offset 0x004

This register accesses one control bit when written, and three status bits when read.

The read-only Status register consists of three bits: the FBR, RREQ, and TREQ bits. The First Byte Received (FBR) bit is set only after the Stellaris device detects its own slave address and receives the first data byte from the  $I^2C$  master. The Receive Request (RREQ) bit indicates that the Stellaris  $I^2C$  device has received a data byte from an  $I^2C$  master. Read one data byte from the  $I^2C$  Slave Data (I2CSDR) register to clear the RREQ bit. The Transmit Request (TREQ) bit indicates that the Stellaris  $I^2C$  device is addressed as a Slave Transmitter. Write one data byte into the  $I^2C$  Slave Data (I2CSDR) register to clear the TREQ bit.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris $^{\$}$  I $^{2}$ C slave operation.

#### Read-Only Status Register

I2C Slave Control/Status (I2CSCSR)

Name

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4001.1800 Offset 0x004 Type RO, reset 0x0000.0000

Bit/Field

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					! !		reserved							FBR	TREQ	RREQ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Description

Reset

Type


31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	FBR	RO	0	Indicates that the first byte following the slave's own address is received. This bit is only valid when the RREQ bit is set, and is automatically cleared when data has been read from the I2CSDR register.
				Note: This bit is not used for slave transmit operations.
1	TREQ	RO	0	This bit specifies the state of the $I^2C$ slave with regards to outstanding transmit requests. If set, the $I^2C$ unit has been addressed as a slave transmitter and uses clock stretching to delay the master until data has been written to the <b>I2CSDR</b> register. Otherwise, there is no outstanding transmit request.
0	RREQ	RO	0	Receive Request

This bit specifies the status of the  $l^2C$  slave with regards to outstanding receive requests. If set, the  $l^2C$  unit has outstanding receive data from the  $l^2C$  master and uses clock stretching to delay the master until the data has been read from the  $l^2CSDR$  register. Otherwise, no receive data is outstanding.

#### **Write-Only Control Register**

#### I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4001.1800 Offset 0x004 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	DA	WO	0	Device Active

1=Enables the I<sup>2</sup>C slave operation.

0=Disables the I<sup>2</sup>C slave operation.

### Register 12: I<sup>2</sup>C Slave Data (I2CSDR), offset 0x008

26

25

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.

23

22

21

20

19

18

#### I2C Slave Data (I2CSDR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4001.1800

Offset 0x008


Type R/W, reset 0x0000.0000 31

30

29

28

27



operation.

24

16

17

# Register 13: I<sup>2</sup>C Slave Interrupt Mask (I2CSIMR), offset 0x00C

This register controls whether a raw interrupt is promoted to a controller interrupt.

#### I2C Slave Interrupt Mask (I2CSIMR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4001.1800 Offset 0x00C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved I							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
4U.com								reserved					<u>'</u>			IM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0							

Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	IM	R/W	0	This bit controls whether a raw interrupt is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

June 14, 2007

# Register 14: I<sup>2</sup>C Slave Raw Interrupt Status (I2CSRIS), offset 0x010

This register specifies whether an interrupt is pending.

#### I2C Slave Raw Interrupt Status (I2CSRIS)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4001.1800 Offset 0x010 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1	 			rese	rved I							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
4U.com		•						reserved								RIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							

Bit/Field	name	туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RIS	RO	0	This bit specifies the raw interrupt state (prior to masking) of the I <sup>2</sup> C

slave block. If set, an interrupt is pending; otherwise, an interrupt is not pending.

# Register 15: I<sup>2</sup>C Slave Masked Interrupt Status (I2CSMIS), offset 0x014

This register specifies whether an interrupt was signaled.

I2C Slave Masked Interrupt Status (I2CSMIS)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4001.1800 Offset 0x014

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved I							•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
4U.com								reserved								MIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	MIS	RO	0	This bit specifies the raw interrupt state (after masking) of the I <sup>2</sup> C slave

ave block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.


# Register 16: I<sup>2</sup>C Slave Interrupt Clear (I2CSICR), offset 0x018

This register clears the raw interrupt.

I2C Slave Interrupt Clear (I2CSICR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4001.1800 Offset 0x018

Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	IC	WO	0	This bit controls the clearing of the raw interrupt. A write of 1 clears the

rs the interrupt; otherwise a write of 0 has no affect on the interrupt state. A read of this register returns no meaningful data.

# 15 Analog Comparators

#### **ACMP**

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S1150 controller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt.

Note: Not all comparators have the option to drive an output pin. See the Comparator Operating Mode tables for more information.

A comparator can compare a test voltage against any one of these voltages:


- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

ww.DataSheet4U.com

# 15.1 Block Diagram

Figure 15-1. Analog Comparator Module Block Diagram



# 15.2 Functional Description

Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

```
VIN- < VIN+, VOUT = 1
VIN- > VIN+, VOUT = 0
```

As shown in Figure 15-2 on page 363, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.

www.DataSheet4U.co

comparators are shown in the Comparator Operating Mode tables.

Figure 15-2. Structure of Comparator Unit

A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin.

Important: Certain register bit values must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in the Comparator Operating Mode tables.

Table 15-1. Comparator 0 Operating Modes

ACCNTL0	Com	Comparator 0										
ASRCP	VIN-	VIN+	Output	Interrupt								
00	C0+	C0o	yes	yes								
01	C0-	C0+	C0o	yes								
10	C0-	Vref	C0o	yes								
11	C0-	reserved	C0o	yes								

**Table 15-2. Comparator 1 Operating Modes** 

ACCNTL1	Com	Comparator 1											
ASRCP	VIN-	VIN+	Output	Interrupt									
00	C1-	C1o/C1+	C1o/C1+	yes									
01	C1-	C0+	C1o/C1+	yes									
10	C1-	Vref	C1o/C1+	yes									
11	C1-	reserved	C1o/C1+	yes									

ww.DataSheet4U.cor

**Table 15-3. Comparator 2 Operating Modes** 

ACCNTL2	Com	Comparator 2										
ASRCP	VIN-	VIN+	Output	Interrupt								
00	C2-	C2+	n/a	yes								
01	C2-	C0+	n/a	yes								
10	C2-	Vref	n/a	yes								
11	C2-	reserved	n/a	yes								

#### 15.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 15-3 on page 364. This is controlled by a single configuration register (**ACREFCTL**). Table 15-4 on page 364 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.

Figure 15-3. Comparator Internal Reference Structure




Table 15-4. Internal Reference Voltage and ACREFCTL Field Values

ACREFCTL F	Register	Output Reference Voltage Based on VREF Field Value
EN Bit Value	RNG Bit Value	
EN=0		0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.

MAN DataShoot/III.com

ACREFCTL R	Register	Output Reference Voltage Based on VREF Field Value								
EN Bit Value	RNG Bit Value									
EN=1	RNG=0	Total resistance in ladder is 32 R.								
		$V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$								
		$V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{32}$								
		$V_{REF} = 0.825 + 0.103 VREF$								
		The range of internal reference in this mode is 0.825-2.37 V.								
	RNG=1	Total resistance in ladder is 24 R.								
		$V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$								
		$V_{REF} = AV_{DD} \times \frac{(VREF)}{24}$								
		$V_{REF} = 0.1375 \times V_{REF}$								
		The range of internal reference for this mode is 0.0-2.0625 V.								

15.3 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with co- as a GPIO input.
- 3. Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- 4. Configure comparator 0 to use the internal voltage reference and to *not* invert the output on the C00 pin by writing the **ACCTL0** register with the value of 0x0000.040C.
- Delay for some time.
- 6. Read the comparator output value by reading the ACSTAT0 register's OVAL value.

Change the level of the signal input on  ${\tt CO-}$  to see the  ${\tt OVAL}$  value change.

# 15.4 Register Map

Table 15-5 on page 366 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

June 14, 2007 365

**Table 15-5. Analog Comparators Register Map** 

Offset	Name	Туре	Reset	Description	See page
0x00	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	367
0x04	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	368
80x0	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	369
0x10	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	370
0x20	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	371
0x24	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	372
<sup>4U.C</sup> 0x40	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	371
0x44	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	372
0x60	ACSTAT2	RO	0x0000.0000	Analog Comparator Status 2	371
0x64	ACCTL2	R/W	0x0000.0000	Analog Comparator Control 2	372

# 15.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.


#### Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00

This register provides a summary of the interrupt status (masked) of the comparator.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000 Offset 0x00

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	IN2	R/W1C	0	Comparator 2 Masked Interrupt Status
				Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt.
1	IN1	R/W1C	0	Comparator 1 Masked Interrupt Status
				Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt.
0	IN0	R/W1C	0	Comparator 0 Masked Interrupt Status
				Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt.


# Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04

This register provides a summary of the interrupt status (raw) of the comparator.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x04

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	IN2	RO	0	When set, indicates that an interrupt has been generated by comparator 2.
1	IN1	RO	0	When set, indicates that an interrupt has been generated by comparator 1.
0	IN0	RO	0	When set, indicates that an interrupt has been generated by comparator 0.


# Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08

This register provides the interrupt enable for the comparator.

Analog Comparator Interrupt Enable (ACINTEN)

Base 0x4003.C000 Offset 0x08

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	IN2	R/W	0	When set, enables the controller interrupt from the comparator 2 output
1	IN1	R/W	0	When set, enables the controller interrupt from the comparator 1 output.
0	IN0	R/W	0	When set, enables the controller interrupt from the comparator 0 output.


#### Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000

Offset 0x10
Type R/W, reset 0x0000.0000



Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20

Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x40

Register 7: Analog Comparator Status 2 (ACSTAT2), offset 0x60

These registers specify the current output value of the comparator.

#### Analog Comparator Status 0 (ACSTAT0)

Base 0x4003.C000 Offset 0x20

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		1	1	1			rese	rved				1	1		'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved										OVAL	reserved				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0

Bit/Field	Name	туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	OVAL	RO	0	The OVAL bit specifies the current output value of the comparator.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 8: Analog Comparator Control 0 (ACCTL0), offset 0x24 Register 9: Analog Comparator Control 1 (ACCTL1), offset 0x44 Register 10: Analog Comparator Control 2 (ACCTL2), offset 0x64

These registers configure the comparator's input and output.

#### Analog Comparator Control 0 (ACCTL0)

Base 0x4003.C000

Offset 0x24
Type R/W, reset 0x0000.0000

Type R/W	, reset 0	k0000.00	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			' '		'		•	rese	rved	'		'	'		•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			AS	RCP		rese	erved		ISLVAL	ISI	EN	CINV	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	11		reserved		RO		0	compa	atibility v	vith futur	e produ	e value of cts, the value of	alue of	a reserv		
10:	9		ASRCP		R/W		0					ource of i		-		terminal
								ASRO	CP Fund	ction						
								00	Pin	value						
								01	Pin	value of	C0+					
								10	Inter	nal volta	ige refei	rence				
								11	Res	erved						
8:	5		reserved		RO		0	compa	atibility v	vith futur	e produ	e value of cts, the virite of	alue of	a reserv		
4			ISLVAL		R/W		0	The ISLVAL bit specifies the sense value of the input that generat an interrupt if in Level Sense mode. If 0, an interrupt is generated if comparator output is Low. Otherwise, an interrupt is generated if the comparator output is High.						ed if the		
3:2	2		ISEN		R/W		0			•		ense of t				at
								ISEN	Functio	on						
								00	Level s	ense, se	e ISLV	'AL				
								01	Falling							
								10	Rising	edge						
								11	Either	edge						

Bit/Field	Name	Туре	Reset	Description
1	CINV	R/W	0	The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

ww.DataSheet4U.com



# 16 Pulse Width Modulator (PWM)

#### **PWM**

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

The Stellaris<sup>®</sup> PWM module consists of three PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two PWM comparators, a PWM signal generator, a dead-band generator, and an interrupt selector. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that can either be independent signals (other than being based on the same timer and therefore having the same frequency) or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.

The Stellaris<sup>®</sup> PWM module provides a great deal of flexibility. It can generate simple PWM signals, such as those required by a simple charge pump. It can also generate paired PWM signals with dead-band delays, such as those required by a half-H bridge driver. It can also generate the full six channels of gate controls required by a 3-Phase inverter bridge.

# 16.1 Block Diagram

Figure 16-1 on page 374 provides a block diagram of a Stellaris<sup>®</sup> PWM module. The LM3S1150 controller contains three generator blocks (PWM0, PWM1, and PWM2) and generates six independent PWM signals or three paired PWM signals with dead-band delays inserted.




Figure 16-1. PWM Module Block Diagram

# 16.2 Functional Description

#### 16.2.1 **PWM Timer**

The timer in each PWM generator runs in one of two modes: Count-Down mode or Count-Up/Down mode. In Count-Down mode, the timer counts from the load value to zero, goes back to the load

D ( 0) (4)

value, and continues counting down. In Count-Up/Down mode, the timer counts from zero up to the load value, back down to zero, back up to the load value, and so on. Generally, Count-Down mode is used for generating left- or right-aligned PWM signals, while the Count-Up/Down mode is used for generating center-aligned PWM signals.

The timers output three signals that are used in the PWM generation process: the direction signal (this is always Low in Count-Down mode, but alternates between Low and High in Count-Up/Down mode), a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is equal to the load value. Note that in Count-Down mode, the zero pulse is immediately followed by the load pulse.

#### 16.2.2 PWM Comparators

There are two comparators in each PWM generator that monitor the value of the counter; when either match the counter, they output a single-clock-cycle-width High pulse. When in Count-Up/Down mode, these comparators match both when counting up and when counting down; they are therefore qualified by the counter direction signal. These qualified pulses are used in the PWM generation process. If either comparator match value is greater than the counter load value, then that comparator never outputs a High pulse.

Figure 16-2 on page 375 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Down mode. Figure 16-3 on page 376 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Up/Down mode.




Figure 16-2. PWM Count-Down Mode

June 14, 2007

CompA

CompB

Zero

A

B

Dir

AUp

ADown

Figure 16-3. PWM Count-Up/Down Mode

/w.DataSheet4U.com

#### 16.2.3 PWM Signal Generator

The PWM generator takes these pulses (qualified by the direction signal), and generates two PWM signals. In Count-Down mode, there are four events that can affect the PWM signal: zero, load, match A down, and match B down. In Count-Up/Down mode, there are six events that can affect the PWM signal: zero, load, match A down, match A up, match B down, and match B up. The match A or match B events are ignored when they coincide with the zero or load events. If the match A and match B events coincide, the first signal, PWMA, is generated based only on the match A event, and the second signal, PWMB, is generated based only on the match B event.

For each event, the effect on each output PWM signal is programmable: it can be left alone (ignoring the event), it can be toggled, it can be driven Low, or it can be driven High. These actions can be used to generate a pair of PWM signals of various positions and duty cycles, which do or do not overlap. Figure 16-4 on page 376 shows the use of Count-Up/Down mode to generate a pair of center-aligned, overlapped PWM signals that have different duty cycles.




Figure 16-4. PWM Generation Example In Count-Up/Down Mode

In this example, the first generator is set to drive High on match A up, drive Low on match A down, and ignore the other four events. The second generator is set to drive High on match B up, drive Low on match B down, and ignore the other four events. Changing the value of comparator A


changes the duty cycle of the PWMA signal, and changing the value of comparator B changes the duty cycle of the PWMB signal.

#### 16.2.4 Dead-Band Generator

The two PWM signals produced by the PWM generator are passed to the dead-band generator. If disabled, the PWM signals simply pass through unmodified. If enabled, the second PWM signal is lost and two PWM signals are generated based on the first PWM signal. The first output PWM signal is the input signal with the rising edge delayed by a programmable amount. The second output PWM signal is the inversion of the input signal with a programmable delay added between the falling edge of the input signal and the rising edge of this new signal.

This is therefore a pair of active High signals where one is always High, except for a programmable amount of time at transitions where both are Low. These signals are therefore suitable for driving a half-H bridge, with the dead-band delays preventing shoot-through current from damaging the power electronics. Figure 16-5 on page 377 shows the effect of the dead-band generator on an input PWM signal.

Figure 16-5. PWM Dead-Band Generator



#### 16.2.5 Interrupt Selector

The PWM generator also takes the same four (or six) counter events and uses them to generate an interrupt. Any of these events or a set of these events can be selected as a source for an interrupt; when any of the selected events occur, an interrupt is generated. The selection of events allows the interrupt to occur at a specific position within the PWM signal. Note that interrupts are based on the raw events; delays in the PWM signal edges caused by the dead-band generator are not taken into account.

#### 16.2.6 Synchronization Methods

There is a global reset capability that can synchronously reset any or all of the counters in the PWM generators. If multiple PWM generators are configured with the same counter load value, this can be used to guarantee that they also have the same count value (this does imply that the PWM generators must be configured before they are synchronized). With this, more than two PWM signals can be produced with a known relationship between the edges of those signals since the counters always have the same values.

The counter load values and comparator match values of the PWM generator can be updated in two ways. The first is immediate update mode, where a new value is used as soon as the counter reaches zero. By waiting for the counter to reach zero, a guaranteed behavior is defined, and overly short or overly long output PWM pulses are prevented.

The other update method is synchronous, where the new value is not used until a global synchronized update signal is asserted, at which point the new value is used as soon as the counter reaches zero. This second mode allows multiple items in multiple PWM generators to be updated simultaneously without odd effects during the update; everything runs from the old values until a point at which they all run from the new values. The Update mode of the load and comparator match

ww.DataSheet4U.com

values can be individually configured in each PWM generator block. It typically makes sense to use the synchronous update mechanism across PWM generator blocks when the timers in those blocks are synchronized, though this is not required in order for this mechanism to function properly.

#### 16.2.7 Fault Conditions

There are two external conditions that affect the PWM block; the signal input on the Fault pin and the stalling of the controller by a debugger. There are two mechanisms available to handle such conditions: the output signals can be forced into an inactive state and/or the PWM timers can be stopped.

Each output signal has a fault bit. If set, a fault input signal causes the corresponding output signal to go into the inactive state. If the inactive state is a safe condition for the signal to be in for an extended period of time, this keeps the output signal from driving the outside world in a dangerous manner during the fault condition. A fault condition can also generate a controller interrupt.

Each PWM generator can also be configured to stop counting during a stall condition. The user can select for the counters to run until they reach zero then stop, or to continue counting and reloading. A stall condition does not generate a controller interrupt.

#### 16.2.8 Output Control Block

With each PWM generator block producing two raw PWM signals, the output control block takes care of the final conditioning of the PWM signals before they go to the pins. Via a single register, the set of PWM signals that are actually enabled to the pins can be modified; this can be used, for example, to perform commutation of a brushless DC motor with a single register write (and without modifying the individual PWM generators, which are modified by the feedback control loop). Similarly, fault control can disable any of the PWM signals as well. A final inversion can be applied to any of the PWM signals, making them active Low instead of the default active High.

# 16.3 Initialization and Configuration

The following example shows how to initialize the PWM Generator 0 with a 25-KHz frequency, and with a 25% duty cycle on the PWM0 pin and a 75% duty cycle on the PWM1 pin. This example assumes the system clock is 20 MHz.

- Enable the PWM clock by writing a value of 0x00100000 to the RCGC0 register in the System Control module.
- Enable the clock to the appropriate GPIO module via the RCGC2 register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register.
- 4. Configure the Run-Mode Clock Configuration (RCC)register in the System Control module to use the PWM divide (USEPWMDIV) and set the divider (PWMDIV) to divide by 2 (000).
- Configure the PWM generator for countdown mode with immediate updates to the parameters.
  - Write the PWM0CTL register with a value of 0x0000.0000.
  - Write the PWM0GENA register with a value of 0x0000.008C.
  - Write the PWM0GENB register with a value of 0x0000.080C.

- 6. Set the period. For a 25-KHz frequency, the period = 1/25,000, or 40 microseconds. The PWM clock source is 10 MHz; the system clock divided by 2. This translates to 400 clock ticks per period. Use this value to set the **PWM0LOAD** register. In Count-Down mode, set the Load field in the **PWM0LOAD** register to the requested period minus one.
  - Write the PWM0LOAD register with a value of 0x0000.018F.
- 7. Set the pulse width of the PWM0 pin for a 25% duty cycle.
  - Write the PWM0CMPA register with a value of 0x0000.012B.
- 8. Set the pulse width of the PWM1 pin for a 75% duty cycle.
  - Write the **PWM0CMPB** register with a value of 0x0000.0063.
- 9. Start the timers in PWM generator 0.
  - Write the PWM0CTL register with a value of 0x0000.0001.
- 10. Enable PWM outputs.
  - Write the PWMENABLE register with a value of 0x0000.0003.

# 16.4 Register Map

Table 16-1 on page 379 lists the PWM registers. The offset listed is a hexadecimal increment to the register's address, relative to the PWM base address of 0x4002.8000.

Table 16-1. PWM Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	PWMCTL	R/W	0x0000.0000	PWM Master Control	382
0x004	PWMSYNC	R/W	0x0000.0000	PWM Time Base Sync	383
0x008	PWMENABLE	R/W	0x0000.0000	PWM Output Enable	384
0x00C	PWMINVERT	R/W	0x0000.0000	PWM Output Inversion	385
0x010	PWMFAULT	R/W	0x0000.0000	PWM Output Fault	386
0x014	PWMINTEN	R/W	0x0000.0000	PWM Interrupt Enable	387
0x018	PWMRIS	RO	0x0000.0000	PWM Raw Interrupt Status	388
0x01C	PWMISC	R/W1C	0x0000.0000	PWM Interrupt Status and Clear	389
0x020	PWMSTATUS	RO	0x0000.0000	PWM Status	390
0x040	PWM0CTL	R/W	0x0000.0000	PWM0 Control	391
0x044	PWM0INTEN	R/W	0x0000.0000	PWM0 Interrupt Enable	392
0x048	PWM0RIS	RO	0x0000.0000	PWM0 Raw Interrupt Status	393
0x04C PWM1 Interrupt Status	PWM0ISC	R/W1C	0x0000.0000	PWM0 Interrupt Status and Clear	394

Offset	Name	Туре	Reset	Description	See page
Clear (PWM1SC), offset 0x08C PWM2 Interrupt Status and Clear (PWM2SC), offset 0x0CC	PWM0ISC	R/W1C	0x0000.0000	PWM0 Interrupt Status and Clear	394
0x050	PWM0LOAD	R/W	0x0000.0000	PWM0 Load	395
0x054	PWM0COUNT	RO	0x0000.0000	PWM0 Counter	396
0x058	PWM0CMPA	R/W	0x0000.0000	PWM0 Compare A	397
0x05C	PWM0CMPB	R/W	0x0000.0000	PWM0 Compare B	398
0x060	PWM0GENA	R/W	0x0000.0000	PWM0 Generator A Control	399
0x064	PWM0GENB	R/W	0x0000.0000	PWM0 Generator B Control	401
0x068	PWM0DBCTL	R/W	0x0000.0000	PWM0 Dead-Band Control	402
0x06C	PWM0DBRISE	R/W	0x0000.0000	PWM0 Dead-Band Rising-Edge Delay	403
0x070	PWM0DBFALL	R/W	0x0000.0000	PWM0 Dead-Band Falling-Edge-Delay	404
0x080	PWM1CTL	R/W	0x0000.0000	PWM1 Control	391
0x084	PWM1INTEN	R/W	0x0000.0000	PWM1 Interrupt Enable	392
0x088	PWM1RIS	RO	0x0000.0000	PWM1 Raw Interrupt Status	393
0x090	PWM1LOAD	R/W	0x0000.0000	PWM1 Load	395
0x094	PWM1COUNT	RO	0x0000.0000	PWM1 Counter	396
0x098	PWM1CMPA	R/W	0x0000.0000	PWM1 Compare A	397
0x09C	PWM1CMPB	R/W	0x0000.0000	PWM1 Compare B	398
0x0A0	PWM1GENA	R/W	0x0000.0000	PWM1 Generator A Control	399
0x0A4	PWM1GENB	R/W	0x0000.0000	PWM1 Generator B Control	401
0x0A8	PWM1DBCTL	R/W	0x0000.0000	PWM1 Dead-Band Control	402
0x0AC	PWM1DBRISE	R/W	0x0000.0000	PWM1 Dead-Band Rising-Edge Delay	403
0x0B0	PWM1DBFALL	R/W	0x0000.0000	PWM1 Dead-Band Falling-Edge-Delay	404
0x0C0	PWM2CTL	R/W	0x0000.0000	PWM2 Control	391
0x0C4	PWM2INTEN	R/W	0x0000.0000	PWM2 InterruptEnable	392
0x0C8	PWM2RIS	RO	0x0000.0000	PWM2 Raw Interrupt Status	393
0x0D0	PWM2LOAD	R/W	0x0000.0000	PWM2 Load	395
0x0D4	PWM2COUNT	RO	0x0000.0000	PWM2 Counter	396

Offset	Name	Туре	Reset	Description	See page
0x0D8	PWM2CMPA	R/W	0x0000.0000	PWM2 Compare A	397
0x0DC	PWM2CMPB	R/W	0x0000.0000	PWM2 Compare B	398
0x0E0	PWM2GENA	R/W	0x0000.0000	PWM2 Generator A Control	399
0x0E4	PWM2GENB	R/W	0x0000.0000	PWM2 Generator B Control	401
0x0E8	PWM2DBCTL	R/W	0x0000.0000	PWM2 Dead-Band Control	402
0x0EC	PWM2DBRISE	R/W	0x0000.0000	PWM2 Dead-Band Rising-Edge Delay	403
0x0F0	PWM2DBFALL	R/W	0x0000.0000	PWM2 Dead-Band Falling-Edge-Delay	404

# 16.5 Register Descriptions

The remainder of this section lists and describes the PWM registers, in numerical order by address offset.

June 14, 2007


# Register 1: PWM Master Control (PWMCTL), offset 0x000

This register provides master control over the PWM generation blocks.

#### PWM Master Control (PWMCTL)

Base 0x4002.8000 Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	GlobalSync2	R/W	0	Same as GlobalSync0 but for PWM generator 2.
1	GlobalSync1	R/W	0	Same as GlobalSync0 but for PWM generator 1.
0	GlobalSync0	R/W	0	Setting this bit causes any queued update to a load or comparator register in PWM generator 0 to be applied the next time the corresponding counter becomes zero. This bit automatically clears when the updates have completed; it cannot be cleared by software.


#### Register 2: PWM Time Base Sync (PWMSYNC), offset 0x004

This register provides a method to perform synchronization of the counters in the PWM generation blocks. Writing a bit in this register to 1 causes the specified counter to reset back to 0; writing multiple bits resets multiple counters simultaneously. The bits auto-clear after the reset has occurred; reading them back as zero indicates that the synchronization has completed.

PWM Time Base Sync (PWMSYNC)

Base 0x4002.8000

Offset 0x004 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	Sync2	R/W	0	Performs a reset of the PWM generator 2 counter.
1	Sync1	R/W	0	Performs a reset of the PWM generator 1 counter.
0	Sync0	R/W	0	Performs a reset of the PWM generator 0 counter.

June 14, 2007 383

# Register 3: PWM Output Enable (PWMENABLE), offset 0x008

This register provides a master control of which generated PWM signals are output to device pins. By disabling a PWM output, the generation process can continue (for example, when the time bases are synchronized) without driving PWM signals to the pins. When bits in this register are set, the corresponding PWM signal is passed through to the output stage, which is controlled by the **PWMINVERT** register. When bits are not set, the PWM signal is replaced by a zero value which is also passed to the output stage.

#### PWM Output Enable (PWMENABLE)

Base 0x4002.8000 Offset 0x008

Offset 0x008 Type R/W, reset 0x0000.0000

Type R/W	/, reset	0x00	0.00	000														
	31		30	29	9	28	27	26	25	24	23	22	21	20	19	18	17	16
4U.com		1		Ì	ı		<b>.</b>		ı	rese	I erved I	İ	1	1		1	1	•
Туре	RO		RO	R		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0		0	0		0	0	0	0	0	0	0	0	0	0	0	0	0
_	15		14	13	3	12	11	10	9	8	7	6	5	4	3	2	1	0
		<u> </u>		1			reser	ved	'	'			PWM5Er	PWM4En	PWM3En	PWM2En	PWM1Er	PWM0En
Туре	RO		RO	R	)	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0		0	0		0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield			Nar	ne		Туре		Reset	Desc	ription							
31:	:6			reser	ved		RO		0	comp	atibility v	with futu	ire produ	ne value icts, the ify-write	value of	a reserv		vide hould be
5				PWM	5En		R/W		0	Wher pin.	set, allo	ws the (	generate	d PWM5	signal to	be pas	sed to th	e device
4				PWM	4En		R/W		0	Wher pin.	set, allo	ws the	generate	d PWM4	signal to	be pas	sed to th	e device
3				PWM	3En		R/W		0	Wher pin.	set, allo	ws the (	generate	d PWM3	signal to	be pas	sed to th	e device
2				PWM	2En		R/W		0	Wher pin.	set, allo	ws the (	generate	d PWM2	signal to	be pas	sed to th	e device
1				PWM	1En		R/W		0	Wher pin.	set, allo	ws the	generate	d PWM1	signal to	be pas	sed to th	e device
0				PWM	0En		R/W		0	Wher pin.	set, allo	ws the (	generate	d PWM0	signal to	be pas	sed to th	e device

#### Register 4: PWM Output Inversion (PWMINVERT), offset 0x00C

This register provides a master control of the polarity of the PWM signals on the device pins. The PWM signals generated by the PWM generator are active High; they can optionally be made active Low via this register. Disabled PWM channels are also passed through the output inverter (if so configured) so that inactive channels maintain the correct polarity.

#### PWM Output Inversion (PWMINVERT)

Base 0x4002.8000

Offset 0x00C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				'				rese	rved I		'					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					rese	rved			 		PWM5Inv	PWM4Inv	PWM3Inv	PWM2Inv	PWM1Inv	PWM0Inv
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	PWM5Inv	R/W	0	When set, the generated PWM5 signal is inverted.
4	PWM4Inv	R/W	0	When set, the generated PWM4 signal is inverted.
3	PWM3Inv	R/W	0	When set, the generated PWM3 signal is inverted.
2	PWM2Inv	R/W	0	When set, the generated PWM2 signal is inverted.
1	PWM1Inv	R/W	0	When set, the generated PWM1 signal is inverted.
0	PWM0Inv	R/W	0	When set, the generated PWM0 signal is inverted.

June 14, 2007 385

#### Register 5: PWM Output Fault (PWMFAULT), offset 0x010


This register controls the behavior of the PWM outputs in the presence of fault conditions. Both the fault input and debug events are considered fault conditions. On a fault condition, each PWM signal can either be passed through unmodified or driven Low. For outputs that are configured for pass-through, the debug event handling on the corresponding PWM generator also determines if the PWM signal continues to be generated.

Fault condition control happens before the output inverter, so PWM signals driven Low on fault are inverted if the channel is configured for inversion (therefore, the pin is driven High on a fault condition).

#### PWM Output Fault (PWMFAULT)

Base 0x4002.8000 Offset 0x010

Type R/W, reset 0x0000.0000




#### Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014

This register controls the global interrupt generation capabilities of the PWM module. The events that can cause an interrupt are the fault input and the individual interrupts from the PWM generators.

#### PWM Interrupt Enable (PWMINTEN)

Base 0x4002.8000

Offset 0x014 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	IntFault	R/W	0	When 1, an interrupt occurs when the fault input is asserted.
15:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	IntPWM2	R/W	0	When 1, an interrupt occurs when the PWM generator 2 block asserts an interrupt.
1	IntPWM1	R/W	0	When 1, an interrupt occurs when the PWM generator 1 block asserts an interrupt.
0	IntPWM0	R/W	0	When 1, an interrupt occurs when the PWM generator 0 block asserts an interrupt.

June 14, 2007 387

#### Register 7: PWM Raw Interrupt Status (PWMRIS), offset 0x018

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller. The fault interrupt is latched on detection; it must be cleared through the **PWM Interrupt Status and Clear (PWMISC)** register (see page 389). The PWM generator interrupts simply reflect the status of the PWM generators; they are cleared via the interrupt status register in the PWM generator blocks. Bits set to 1 indicate the events that are active; a zero bit indicates that the event in question is not active.

#### PWM Raw Interrupt Status (PWMRIS)

Base 0x4002.8000 Offset 0x018

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
4U.com		1	1	1	, , , , , , , , , , , , , , , , , , ,		1	reserved			1			1	1	IntFault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ı	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'	•	l	' ' '		reserved	•			•			IntPWM2	IntPWM1	IntPWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							

Bit/Field	Name	Type	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	IntFault	RO	0	Indicates that the fault input has been asserted.
15:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	IntPWM2	RO	0	Indicates that the PWM generator 2 block is asserting its interrupt.
1	IntPWM1	RO	0	Indicates that the PWM generator 1 block is asserting its interrupt.
0	IntPWM0	RO	0	Indicates that the PWM generator 0 block is asserting its interrupt.

# Register 8: PWM Interrupt Status and Clear (PWMISC), offset 0x01C

This register provides a summary of the interrupt status of the individual PWM generator blocks. A bit set to 1 indicates that the corresponding generator block is asserting an interrupt. The individual interrupt status registers in each block must be consulted to determine the reason for the interrupt, and used to clear the interrupt. For the fault interrupt, a write of 1 to that bit position clears the latched interrupt status.

PWM Interrupt Status and Clear (PWMISC)

Base 0x4002.8000

Offset 0x Type R/V		set 0x0	000.0	0000													
	31	30	0	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'	1			,		, ,	reserved			'			'	1	IntFault
Type Reset	RO 0	R(		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0
	15	14	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1				,		reserved							IntPWM2	IntPWM1	IntPWM0
Type Reset	RO 0	R(		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield			Name		Туре		Reset	Descr	iption							
31:17			reserved			RO		0	compa	atibility w	ith futur	ely on the e produc ad-modif	cts, the v	value of	a reserv		
1	6		I	ntFault		R/W1C		0	Indica	tes if the	e fault in	out is as	serting a	an interr	upt.		
15	:3		re	eserved	I	RO		0	compa	atibility w	ith futur	ely on the e produc ad-modif	cts, the v	value of	a reserv		
2	2		Ir	ntPWM2	2	RO		0	Indicates if the PWM generator 2 block is asserting an interrupt.								
1			Ir	ntPWM1		RO		0	Indica	tes if the	PWM g	jeneratoi	r 1 blocł	k is asse	erting an	interrup	t.
C	)		Ir	ntPWMC	)	RO		0	Indica	tes if the	PWM g	jeneratoi	r 0 blocl	k is asse	erting an	interrup	t.


#### Register 9: PWM Status (PWMSTATUS), offset 0x020

This register provides the status of the Fault input signal.

#### PWM Status (PWMSTATUS)

Base 0x4002.8000 Offset 0x020

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	Fault	RO	0	When set to 1, indicates the fault input is asserted.

#### Register 10: PWM0 Control (PWM0CTL), offset 0x040

#### Register 11: PWM1 Control (PWM1CTL), offset 0x080

# Register 12: PWM2 Control (PWM2CTL), offset 0x0C0

The PWM0 block produces the PWM0 and PWM1 outputs, the PWM1 block produces the PWM2 and PWM3 outputs, and the PWM2 block produces the PWM4 and PWM5 outputs.

#### PWM0 Control (PWM0CTL)

Base 0x4002.8000 Offset 0x040

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
U.com		1	1		· · · ·		'	rese	rved •							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
110001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	'		reser	ved	'	'			CmpBUpd	CmpAUpd	LoadUpd	Debug	Mode	Enable
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	Field Name Type Reset							Descr	ription							
0.4	•				БО.		^	0 - 6		.1.1 4					<b>T</b>	

Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	CmpBUpd	R/W	0	Same as CmpAUpd but for the comparator B register.
4	CmpAUpd	R/W	0	The Update mode for the comparator A register. If 0, updates to the register are reflected to the comparator the next time the counter is 0. If 1, updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the <b>PWM Master Control (PWMCTL)</b> register (see page 382).
3	LoadUpd	R/W	0	The Update mode for the load register. If 0, updates to the register are reflected to the counter the next time the counter is 0. If 1, updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the <b>PWM Master Control (PWMCTL)</b> register.
2	Debug	R/W	0	The behavior of the counter in Debug mode. If 0, the counter stops running when it next reaches 0, and continues running again when no longer in Debug mode. If 1, the counter always runs.
1	Mode	R/W	0	The mode for the counter. If 0, the counter counts down from the load value to 0 and then wraps back to the load value (Count-Down mode). If 1, the counter counts up from 0 to the load value, back down to 0, and then repeats (Count-Up/Down mode).
0	Enable	R/W	0	Master enable for the PWM generation block. If 0, the entire block is disabled and not clocked. If 1, the block is enabled and produces PWM signals.

June 14, 2007 391

# Register 13: PWM0 Interrupt Enable (PWM0INTEN), offset 0x044 Register 14: PWM1 Interrupt Enable (PWM1INTEN), offset 0x084 Register 15: PWM2 InterruptEnable (PWM2INTEN), offset 0x0C4

These registers control the interrupt generation capabilities of the PWM generators (**PWM0INTEN** controls the PWM generator 0 block, and so on). The events that can cause an interrupt are:


- The counter being equal to the load register
- The counter being equal to zero
- The counter being equal to the comparator A register while counting up
- The counter being equal to the comparator A register while counting down
- The counter being equal to the comparator B register while counting up
- The counter being equal to the comparator B register while counting down

Any combination of these events can generate either an interrupt.

#### PWM0 Interrupt Enable (PWM0INTEN)

Base 0x4002.8000 Offset 0x044

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	IntCmpBD	R/W	0	When 1, an interrupt occurs when the counter matches the comparator B value and the counter is counting down.
4	IntCmpBU	R/W	0	When 1, an interrupt occurs when the counter matches the comparator B value and the counter is counting up.
3	IntCmpAD	R/W	0	When 1, an interrupt occurs when the counter matches the comparator A value and the counter is counting down.
2	IntCmpAU	R/W	0	When 1, an interrupt occurs when the counter matches the comparator A value and the counter is counting up.
1	IntCntLoad	R/W	0	When 1, an interrupt occurs when the counter matches the <b>PWMnLOAD</b> register.
0	IntCntZero	R/W	0	When 1, an interrupt occurs when the counter is 0.

# Register 16: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048 Register 17: PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088 Register 18: PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8

These registers provide the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (PWM0RIS controls the PWM generator 0 block, and so on). Bits set to 1 indicate the latched events that have occurred; a 0 bit indicates that the event in question has not occurred.

#### PWM0 Raw Interrupt Status (PWM0RIS)

Base 0x4002.8000 Offset 0x048

Гуре RO,	reset 0x	k0000.00	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	, ,		1	rese	rved I		1	1	ı I			1
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	reser	ved	'	'			IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	Field Name Type Reset							Description								
31:6			reserved	I	RO		0	compa	atibility v	vith futu	ely on the re produce ad-modi	cts, the v	alue of	a reserv		

Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	IntCmpBD	RO	0	Indicates that the counter has matched the comparator B value while counting down.
4	IntCmpBU	RO	0	Indicates that the counter has matched the comparator B value while counting up.
3	IntCmpAD	RO	0	Indicates that the counter has matched the comparator A value while counting down.
2	IntCmpAU	RO	0	Indicates that the counter has matched the comparator A value while counting up.
1	IntCntLoad	RO	0	Indicates that the counter has matched the <b>PWMnLOAD</b> register.
0	IntCntZero	RO	0	Indicates that the counter has matched 0.

# Register 19: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC


These registers provide the current set of interrupt sources that are asserted to the controller (**PWM0ISC** controls the PWM generator 0 block, and so on). Bits set to 1 indicate the latched events that have occurred; a 0 bit indicates that the event in question has not occurred. These are R/W1C registers; writing a 1 to a bit position clears the corresponding interrupt reason.

#### PWM0 Interrupt Status and Clear (PWM0ISC)

Base 0x4002.8000

Offset 0x04C PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	IntCmpBD	R/W1C	0	Indicates that the counter has matched the comparator B value while counting down.
4	IntCmpBU	R/W1C	0	Indicates that the counter has matched the comparator B value while counting up.
3	IntCmpAD	R/W1C	0	Indicates that the counter has matched the comparator A value while counting down.
2	IntCmpAU	R/W1C	0	Indicates that the counter has matched the comparator A value while counting up.
1	IntCntLoad	R/W1C	0	Indicates that the counter has matched the PWMnLOAD register.
0	IntCntZero	R/W1C	0	Indicates that the counter has matched 0.

Register 20: PWM0 Load (PWM0LOAD), offset 0x050

Register 21: PWM1 Load (PWM1LOAD), offset 0x090


Register 22: PWM2 Load (PWM2LOAD), offset 0x0D0

These registers contain the load value for the PWM counter (**PWM0LOAD** controls the PWM generator 0 block, and so on). Based on the counter mode, either this value is loaded into the counter after it reaches zero, or it is the limit of up-counting after which the counter decrements back to zero. If the Load Value Update mode is immediate, this value is used the next time the counter reaches zero; if the mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 382). If this register is re-written before the actual update occurs, the previous value is never used and is lost.

w.DataSheet4U.com

#### PWM0 Load (PWM0LOAD)

Base 0x4002.8000 Offset 0x050 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	Load	R/M	0	The counter load value

June 14, 2007

Register 23: PWM0 Counter (PWM0COUNT), offset 0x054

Register 24: PWM1 Counter (PWM1COUNT), offset 0x094

Register 25: PWM2 Counter (PWM2COUNT), offset 0x0D4

These registers contain the current value of the PWM counter (**PWM0COUNT** is the value of the PWM generator 0 block, and so on). When this value matches the load register, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers, see page 399 and page 401) or drive an interrupt (via the **PWMnINTEN** register, see page 392). A pulse with the same capabilities is generated when this value is zero.

#### PWM0 Counter (PWM0COUNT)

Base 0x4002.8000 Offset 0x054

Type RO, reset 0x0000.0000

ype NO, reset 0x0000.0000																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved												1			
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Count												'		
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
04	40				D0		•	0 - 6		dal ara kan					<b>T</b>	

31:16 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

15:0 Count RO 0 The current value of the counter.

Register 26: PWM0 Compare A (PWM0CMPA), offset 0x058

Register 27: PWM1 Compare A (PWM1CMPA), offset 0x098

Register 28: PWM2 Compare A (PWM2CMPA), offset 0x0D8


These registers contain a value to be compared against the counter (**PWM0CMPA** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register (see page 395), then no pulse is ever output.

If the comparator A update mode is immediate (based on the CmpAUpd bit in the **PWMnCTL** register), then this 16-bit CompA value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 382). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

#### PWM0 Compare A (PWM0CMPA)

Base 0x4002.8000 Offset 0x058

Type R/W, reset 0x0000.0000



31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	CompA	R/W	0	The value to be compared against the counter.

June 14, 2007

Register 29: PWM0 Compare B (PWM0CMPB), offset 0x05C

Register 30: PWM1 Compare B (PWM1CMPB), offset 0x09C

Register 31: PWM2 Compare B (PWM2CMPB), offset 0x0DC


These registers contain a value to be compared against the counter (**PWM0CMPB** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register, then no pulse is ever output.

IF the comparator B update mode is immediate (based on the <code>CmpBUpd</code> bit in the **PWMnCTL** register), then this 16-bit <code>CompB</code> value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 382). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

#### PWM0 Compare B (PWM0CMPB)

Base 0x4002.8000 Offset 0x05C

Type R/W, reset 0x0000.0000



## Register 32: PWM0 Generator A Control (PWM0GENA), offset 0x060

#### Register 33: PWM1 Generator A Control (PWM1GENA), offset 0x0A0

#### Register 34: PWM2 Generator A Control (PWM2GENA), offset 0x0E0

These registers control the generation of the PWMnA signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENA** controls the PWM generator 0 block, and so on). When the counter is running in Count-Down mode, only four of these events occur; when running in Count-Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.

The **PWM0GENA** register controls generation of the PWM0A signal; **PWM1GENA**, the PWM1A signal; and **PWM2GENA**, the PWM2A signal.


Each field in these registers can take on one of the values defined in Table 16-2 on page 400, which defines the effect of the event on the output signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare A action is taken and the compare B action is ignored.

#### PWM0 Generator A Control (PWM0GENA)

Base 0x4002.8000 Offset 0x060

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:10	ActCmpBD	R/W	0	The action to be taken when the counter matches comparator B while counting down.
				See Table 16-2 on page 400, which defines the effect of the event on the output signal.
9:8	ActCmpBU	R/W	0	The action to be taken when the counter matches comparator B while counting up. Occurs only when the Mode bit in the <b>PWMnCTL</b> register (see page 391) is set to 1.
				See Table 16-2 on page 400, which defines the effect of the event on the output signal.
7:6	ActCmpAD	R/W	0	The action to be taken when the counter matches comparator A while counting down.
				See Table 16-2 on page 400, which defines the effect of the event on the output signal.

June 14, 2007 399

Bit/Field	Name	Туре	Reset	Description
5:4	ActCmpAU	R/W	0	The action to be taken when the counter matches comparator A while counting up. Occurs only when the Mode bit in the <b>PWMnCTL</b> register is set to 1.
				See Table 16-2 on page 400, which defines the effect of the event on the output signal.
3:2	ActLoad	R/W	0	The action to be taken when the counter matches the load value.
				See Table 16-2 on page 400, which defines the effect of the event on the output signal.
1:0	ActZero	R/W	0	The action to be taken when the counter is zero.
				See Table 16-2 on page 400, which defines the effect of the event on the output signal.

**Table 16-2. PWM Generator Action Encodings** 

Value	Description
00	Do nothing.
01	Invert the output signal.
10	Set the output signal to 0.
11	Set the output signal to 1.

# Register 35: PWM0 Generator B Control (PWM0GENB), offset 0x064 Register 36: PWM1 Generator B Control (PWM1GENB), offset 0x0A4 Register 37: PWM2 Generator B Control (PWM2GENB), offset 0x0E4

These registers control the generation of the PWMnB signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENB** controls the PWM generator 0 block, and so on). When the counter is running in Down mode, only four of these events occur; when running in Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.

The **PWM0GENB** register controls generation of the PWM0B signal; **PWM1GENB**, the PWM1B signal; and **PWM2GENB**, the PWM2B signal.


Each field in these registers can take on one of the values defined in Table 16-2 on page 400, which defines the effect of the event on the output signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare B action is taken and the compare A action is ignored.

#### PWM0 Generator B Control (PWM0GENB)

Base 0x4002.8000 Offset 0x064

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:10	ActCmpBD	R/W	0	The action to be taken when the counter matches comparator B while counting down.
9:8	ActCmpBU	R/W	0	The action to be taken when the counter matches comparator B while counting up. Occurs only when the ${\tt Mode}$ bit in the <b>PWMnCTL</b> register is set to 1.
7:6	ActCmpAD	R/W	0	The action to be taken when the counter matches comparator A while counting down.
5:4	ActCmpAU	R/W	0	The action to be taken when the counter matches comparator A while counting up. Occurs only when the ${\tt Mode}$ bit in the <b>PWMnCTL</b> register is set to 1.
3:2	ActLoad	R/W	0	The action to be taken when the counter matches the load value.
1:0	ActZero	R/W	0	The action to be taken when the counter is 0.

June 14, 2007 401

Register 38: PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068 Register 39: PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8 Register 40: PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8


The **PWM0DBCTL** register controls the dead-band generator, which produces the PWM0 and PWM1 signals based on the PWM0A and PWM0B signals. When disabled, the PWM0A signal passes through to the PWM0 signal and the PWM0B signal passes through to the PWM1 signal. When enabled and inverting the resulting waveform, the PWM0B signal is ignored; the PWM0 signal is generated by delaying the rising edge(s) of the PWM0A signal by the value in the **PWM0DBRISE** register (see page 403), and the PWM1 signal is generated by delaying the falling edge(s) of the PWM0A signal by the value in the **PWM0DBFALL** register (see page 404). In a similar manner, PWM2 and PWM3 are produced from the PWM1A and PWM1B signals, and PWM4 and PWM5 are produced from the PWM2A and PWM2B signals.

w.DataSheet4U.com

#### PWM0 Dead-Band Control (PWM0DBCTL)

Base 0x4002.8000 Offset 0x068

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	Enable	R/W	0	When set, the dead-band generator inserts dead bands into the output

signals; when clear, it simply passes the PWM signals through.

Register 41: PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C

Register 42: PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC


Register 43: PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC

The **PWM0DBRISE** register contains the number of clock ticks to delay the rising edge of the PWM0A signal when generating the PWM0 signal. If the dead-band generator is disabled through the **PWMnDBCTL** register, the **PWM0DBRISE** register is ignored. If the value of this register is larger than the width of a High pulse on the input PWM signal, the rising-edge delay consumes the entire High time of the signal, resulting in no High time on the output. Care must be taken to ensure that the input High time always exceeds the rising-edge delay. In a similar manner, PWM2 is generated from PWM1A with its rising edge delayed and PWM4 is produced from PWM2A with its rising edge delayed.

PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE)

Base 0x4002.8000 Offset 0x06C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:0	RiseDelay	R/W	0	The number of clock ticks to delay the rising edge.

Luminary Micro Confidential-Advance Product Information

WW.DataOncct+0.com

Register 44: PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070


Register 45: PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0

Register 46: PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0

The **PWM0DBFALL** register contains the number of clock ticks to delay the falling edge of the PWM0A signal when generating the PWM1 signal. If the dead-band generator is disabled, this register is ignored. If the value of this register is larger than the width of a Low pulse on the input PWM signal, the falling-edge delay consumes the entire Low time of the signal, resulting in no Low time on the output. Care must be taken to ensure that the input Low time always exceeds the falling-edge delay. In a similar manner, PWM3 is generated from PWM1A with its falling edge delayed and PWM5 is produced from PWM2A with its falling edge delayed.

#### PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL)

Base 0x4002.8000 Offset 0x070 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:0	FallDelay	R/W	0	The number of clock ticks to delay the falling edge.

# 17 Quadrature Encoder Interface (QEI)

#### QEI

A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, you can track the position, direction of rotation, and speed. In addition, a third channel, or index signal, can be used to reset the position counter.

The Stellaris<sup>®</sup> quadrature encoder interface (QEI) module interprets the code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

The Stellaris<sup>®</sup> quadrature encoder has the following features:

- Position integrator that tracks the encoder position
- Velocity capture using built-in timer
- Interrupt generation on:
  - Index pulse
  - Velocity-timer expiration
  - Direction change
  - Quadrature error detection

## 17.1 Block Diagram

Figure 17-1 on page 406 provides a block diagram of a Stellaris<sup>®</sup> QEI module.

ww.DataSheet4U.co

**Luminary Micro Confidential-Advance Product Information** 

QEILOAD Control & Status Velocity Timer QEITIME QEICTL QEISTAT Velocity Accumulator Velocity QEICOUNT Predivider QEISPEED clk PhA QEIMAXPOS Quadrature Position Integrator Encoder dir PhB QEIPOS IDX QEIINTEN Interrupt Control Interrupt QEIRIS QEIISC

Figure 17-1. QEI Block Diagram

W.DataSHEEt4U.COIII

## 17.2 Functional Description

The QEI module interprets the two-bit gray code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

The position integrator and velocity capture can be independently enabled, though the position integrator must be enabled before the velocity capture can be enabled. The two phase signals, PhA and PhB, can be swapped before being interpreted by the QEI module to change the meaning of forward and backward, and to correct for miswiring of the system. Alternatively, the phase signals can be interpreted as a clock and direction signal as output by some encoders.

The QEI module supports two modes of signal operation: quadrature phase mode and clock/direction mode. In quadrature phase mode, the encoder produces two clocks that are 90 degrees out of phase; the edge relationship is used to determine the direction of rotation. In clock/direction mode, the encoder produces a clock signal to indicate steps and a direction signal to indicate the direction of rotation. This mode is determined by the SigMode bit of the **QEI Control (QEICTL)** register (see page 410).

When the QEI module is set to use the quadrature phase mode (SigMode bit equals zero), the capture mode for the position integrator can be set to update the position counter on every edge of the PhA signal or to update on every edge of both PhA and PhB. Updating the position counter on every PhA and PhB provides more positional resolution at the cost of less range in the positional counter.

When edges on PhA lead edges on PhB, the position counter is incremented. When edges on PhB lead edges on PhA, the position counter is decremented. When a rising and falling edge pair is seen on one of the phases without any edges on the other, the direction of rotation has changed.

The positional counter is automatically reset on one of two conditions: sensing the index pulse or reaching the maximum position value. Which mode is determined by the ResMode bit of the **QEI Control (QEICTL)** register.


When ResMode is 0, the positional counter is reset when the index pulse is sensed. This limits the positional counter to the values [0:N-1], where N is the number of phase edges in a full revolution of the encoder wheel. The **QEIMAXPOS** register must be programmed with N-1 so that the reverse direction from position 0 can move the position counter to N-1. In this mode, the position register contains the absolute position of the encoder relative to the index (or home) position once an index pulse has been seen.

When ResMode is 1, the positional counter is constrained to the range [0:M], where M is the programmable maximum value. The index pulse is ignored by the positional counter in this mode.

The velocity capture has a configurable timer and a count register. It counts the number of phase edges (using the same configuration as for the position integrator) in a given time period. The edge count from the previous time period is available to the controller via the **QEISPED** register, while the edge count for the current time period is being accumulated in the **QEICOUNT** register. As soon as the current time period is complete, the total number of edges counted in that time period is made available in the **QEISPEED** register (losing the previous value), the **QEICOUNT** is reset to 0, and counting commences on a new time period. The number of edges counted in a given time period is directly proportional to the velocity of the encoder.

Figure 17-2 on page 407 shows how the Stellaris<sup>®</sup> quadrature encoder converts the phase input signals into clock pulses, the direction signal, and how the velocity predivider operates (in Divide by 4 mode).

Figure 17-2. Quadrature Encoder and Velocity Predivider Operation



The period of the timer is configurable by specifying the load value for the timer in the **QEILOAD** register. When the timer reaches zero, an interrupt can be triggered, and the hardware reloads the timer with the **QEILOAD** value and continues to count down. At lower encoder speeds, a longer timer period is needed to be able to capture enough edges to have a meaningful result. At higher encoder speeds, both a shorter timer period and/or the velocity predivider can be used.

The following equation converts the velocity counter value into an rpm value:

$$rpm = (clock * (2 ^ VelDiv) * Speed * 60) ÷ (Load * ppr * edges)$$

#### where:

clock is the controller clock rate

ppr is the number of pulses per revolution of the physical encoder

edges is 2 or 4, based on the capture mode set in the QEICTL register (2 for CapMode set to 0 and 4 for CapMode set to 1)

For example, consider a motor running at 600 rpm. A 2048 pulse per revolution quadrature encoder is attached to the motor, producing 8192 phase edges per revolution. With a velocity predivider of

vw.DataSheet4U.co

June 14, 2007 407

÷1 (VelDiv set to 0) and clocking on both PhA and PhB edges, this results in 81,920 pulses per second (the motor turns 10 times per second). If the timer were clocked at 10,000 Hz, and the load value was 2,500 (¼ of a second), it would count 20,480 pulses per update. Using the above equation:

```
rpm = (10000 * 1 * 20480 * 60) \div (2500 * 2048 * 4) = 600 rpm
```

Now, consider that the motor is sped up to 3000 rpm. This results in 409,600 pulses per second, or 102,400 every  $\frac{1}{4}$  of a second. Again, the above equation gives:

```
rpm = (10000 * 1 * 102400 * 60) \div (2500 * 2048 * 4) = 3000 rpm
```

Care must be taken when evaluating this equation since intermediate values may exceed the capacity of a 32-bit integer. In the above examples, the clock is 10,000 and the divider is 2,500; both could be predivided by 100 (at compile time if they are constants) and therefore be 100 and 25. In fact, if they were compile-time constants, they could also be reduced to a simple multiply by 4, cancelled by the ÷4 for the edge-count factor.

Important: Reducing constant factors at compile time is the best way to control the intermediate values of this equation, as well as reducing the processing requirement of computing this equation.

The division can be avoided by selecting a timer load value such that the divisor is a power of 2; a simple shift can therefore be done in place of the division. For encoders with a power of 2 pulses per revolution, this is a simple matter of selecting a power of 2 load value. For other encoders, a load value must be selected such that the product is very close to a power of two. For example, a 100 pulse per revolution encoder could use a load value of 82, resulting in 32,800 as the divisor, which is 0.09% above 2<sup>14</sup>; in this case a shift by 15 would be an adequate approximation of the divide in most cases. If absolute accuracy were required, the controller's divide instruction could be used.

The QEI module can produce a controller interrupt on several events: phase error, direction change, reception of the index pulse, and expiration of the velocity timer. Standard masking, raw interrupt status, interrupt status, and interrupt clear capabilities are provided.

## 17.3 Initialization and Configuration

The following example shows how to configure the Quadrature Encoder module to read back an absolute position:

- 1. Enable the QEI clock by writing a value of 0x0000.0100 to the **RCGC1** register in the System Control module.
- Enable the clock to the appropriate GPIO module via the RCGC2 register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register.
- 4. Configure the quadrature encoder to capture edges on both signals and maintain an absolute position by resetting on index pulses. Using a 1000-line encoder at four edges per line, there are 4000 pulses per revolution; therefore, set the maximum position to 3999 (0xF9F) since the count is zero-based.
  - Write the QEICTL register with the value of 0x0000.0018.

MAN DataShoot/III.com

- Write the **QEIMAXPOS** register with the value of 0x0000.0F9F.
- 5. Enable the quadrature encoder by setting bit 0 of the **QEICTL** register.
- 6. Delay for some time.
- 7. Read the encoder position by reading the **QEIPOS** register value.

## 17.4 Register Map

Table 17-1 on page 409 lists the QEI registers. The offset listed is a hexadecimal increment to the register's address, relative to the module's base address:

QEI0: 0x4002.C000

Table 17-1. QEI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	QEICTL	R/W	0x0000.0000	QEI Control	410
0x004	QEISTAT	RO	0x0000.0000	QEI Status	412
800x0	QEIPOS	R/W	0x0000.0000	QEI Position	413
0x00C	QEIMAXPOS	R/W	0x0000.0000	QEI Maximum Position	414
0x010	QEILOAD	R/W	0x0000.0000	QEI Timer Load	415
0x014	QEITIME	RO	0x0000.0000	QEI Timer	416
0x018	QEICOUNT	RO	0x0000.0000	QEI Velocity Counter	417
0x01C	QEISPEED	RO	0x0000.0000	QEI Velocity	418
0x020	QEIINTEN	R/W	0x0000.0000	QEI Interrupt Enable	419
0x024	QEIRIS	RO	0x0000.0000	QEI Raw Interrupt Status	420
0x028	QEIISC	R/W1C	0x0000.0000	QEI Interrupt Status and Clear	421

## 17.5 Register Descriptions

The remainder of this section lists and describes the QEI registers, in numerical order by address offset.

June 14, 2007

### Register 1: QEI Control (QEICTL), offset 0x000

This register contains the configuration of the QEI module. Separate enables are provided for the quadrature encoder and the velocity capture blocks; the quadrature encoder must be enabled in order to capture the velocity, but the velocity does not need to be captured in applications that do not need it. The phase signal interpretation, phase swap, Position Update mode, Position Reset mode, and velocity predivider are all set via this register.

#### QEI Control (QEICTL)

QEI0 base: 0x4002.C000 Offset 0x000 Type R/W, reset 0x0000.0000

8:6

30 26 16 reserved RO Type RΩ RΩ RΩ RO RΩ RΩ RΩ RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 6 5 3 2 0 STALLEN INVI INVB INVA VelDiv VelEn Enable CapMode SigMode Swap RO R/W RO RO Type 0 0 0 Reset 0 0 0 Bit/Field Name Type Reset Description 31:13 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

12 **STALLEN** R/W 0 When set, the QEI stalls when the microcontroller asserts Halt. 11 INVI R/W 0 When set, the input Index Pulse is inverted. 10 **INVB** R/W 0 When set, the PhB input is inverted. 9 **INVA** R/W 0 When set, the PhA input is inverted.

R/W

R/W

0

0

VelDiv

ResMode

A predivider of the input quadrature pulses before being applied to the QEICOUNT accumulator. This field can be set to the following values:

Binary Value Predivider

000 ÷1

001 ÷2

010 ÷4

011 ÷8 100 ÷16 101 ÷32

110 ÷64 111 ÷128

5 VelEn R/W 0 When set, enables capture of the velocity of the quadrature encoder.

The Reset mode for the position counter. When 0, the position counter is reset when it reaches the maximum; when 1, the position counter is reset when the index pulse is captured.

Bit/Field	Name	Туре	Reset	Description
3	CapMode	R/W	0	The Capture mode defines the phase edges that are counted in the position. When 0, only the PhA edges are counted; when 1, the PhA and PhB edges are counted, providing twice the positional resolution but half the range.
2	SigMode	R/W	0	When 1, the PhA and PhB signals are clock and direction; when 0, they are quadrature phase signals.
1	Swap	R/W	0	Swaps the PhA and PhB signals.
0	Enable	R/W	0	Enables the quadrature encoder module.

www.DataSheet4LL.com



## Register 2: QEI Status (QEISTAT), offset 0x004


This register provides status about the operation of the QEI module.

#### QEI Status (QEISTAT)

QEI0 base: 0x4002.C000

Offset 0x004

Type RO, reset 0x0000.0000




Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	Direction	RO	0	Indicates the direction the encoder is rotating.  0: Forward rotation  1: Reverse rotation
0	Error	RO	0	Indicates that an error was detected in the gray code sequence (that is, both signals changing at the same time).

## Register 3: QEI Position (QEIPOS), offset 0x008

This register contains the current value of the position integrator. Its value is updated by inputs on the QEI phase inputs, and can be set to a specific value by writing to it.

#### QEI Position (QEIPOS)

QEI0 base: 0x4002.C000 Offset 0x008 Type R/W, reset 0x0000.0000




## Register 4: QEI Maximum Position (QEIMAXPOS), offset 0x00C

This register contains the maximum value of the position integrator. When moving forward, the position register resets to zero when it increments past this value. When moving backward, the position register resets to this value when it decrements from zero.

QEI Maximum Position (QEIMAXPOS)

QEI0 base: 0x4002.C000 Offset 0x00C

Type R/W, reset 0x0000.0000




## Register 5: QEI Timer Load (QEILOAD), offset 0x010

This register contains the load value for the velocity timer. Since this value is loaded into the timer the clock cycle after the timer is zero, this value should be one less than the number of clocks in the desired period. So, for example, to have 2000 clocks per timer period, this register should contain 1999.

QEI Timer Load (QEILOAD)

QEI0 base: 0x4002.C000


Offset 0x010
Type R/W, reset 0x0000.0000




**Luminary Micro Confidential-Advance Product Information** 

## Register 6: QEI Timer (QEITIME), offset 0x014

This register contains the current value of the velocity timer. This counter does not increment when VelEn in QEICTL is 0.



QEI0 base: 0x4002.C000 Offset 0x014 Type RO, reset 0x0000.0000




## Register 7: QEI Velocity Counter (QEICOUNT), offset 0x018

This register contains the running count of velocity pulses for the current time period. Since this is a running total, the time period to which it applies cannot be known with precision (that is, a read of this register does not necessarily correspond to the time returned by the QEITIME register since there is a small window of time between the two reads, during which time either value may have changed). The QEISPEED register should be used to determine the actual encoder velocity; this register is provided for information purposes only. This counter does not increment when VelEn in **QEICTL** is 0.

QEI Velocity Counter (QEICOUNT)

QEI0 base: 0x4002.C000 Offset 0x018

Type RO, reset 0x0000.0000




## Register 8: QEI Velocity (QEISPEED), offset 0x01C

This register contains the most recently measured velocity of the quadrature encoder. This corresponds to the number of velocity pulses counted in the previous velocity timer period. This register does not update when VelEn in **QEICTL** is 0.

QEI Velocity (QEISPEED)

QEI0 base: 0x4002.C000 Offset 0x01C

Type RO, reset 0x0000.0000




## Register 9: QEI Interrupt Enable (QEIINTEN), offset 0x020

This register contains enables for each of the QEI module's interrupts. An interrupt is asserted to the controller if its corresponding bit in this register is set to 1.

#### QEI Interrupt Enable (QEIINTEN)

QEI0 base: 0x4002.C000 Offset 0x020 Type R/W, reset 0x0000.0000




Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	IntError	R/W	0	When 1, an interrupt occurs when a phase error is detected.
2	IntDir	R/W	0	When 1, an interrupt occurs when the direction changes.
1	IntTimer	R/W	0	When 1, an interrupt occurs when the velocity timer expires.
0	IntIndex	R/W	0	When 1, an interrupt occurs when the index pulse is detected.

## Register 10: QEI Raw Interrupt Status (QEIRIS), offset 0x024

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (this is set through the **QEIINTEN** register). Bits set to 1 indicate the latched events that have occurred; a zero bit indicates that the event in question has not occurred.

#### QEI Raw Interrupt Status (QEIRIS)

QEI0 base: 0x4002.C000 Offset 0x024 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	IntError	RO	0	Indicates that a phase error was detected.
2	IntDir	RO	0	Indicates that the direction has changed.
1	IntTimer	RO	0	Indicates that the velocity timer has expired.
0	IntIndex	RO	0	Indicates that the index pulse has occurred.


#### Register 11: QEI Interrupt Status and Clear (QEIISC), offset 0x028

This register provides the current set of interrupt sources that are asserted to the controller. Bits set to 1 indicate the latched events that have occurred; a zero bit indicates that the event in question has not occurred. This is a R/W1C register; writing a 1 to a bit position clears the corresponding interrupt reason.

#### QEI Interrupt Status and Clear (QEIISC)

QEI0 base: 0x4002.C000

Offset 0x028 Type R/W1C, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	IntError	R/W1C	0	Indicates that a phase error was detected.
2	IntDir	R/W1C	0	Indicates that the direction has changed.
1	IntTimer	R/W1C	0	Indicates that the velocity timer has expired.
0	IntIndex	R/W1C	0	Indicates that the index pulse has occurred.

June 14, 2007 421

# 18 Pin Diagram

Figure 18-1 on page 422 shows the pin diagram and pin-to-signal-name mapping.

Figure 18-1. Pin Connection Diagram



www DataSheet4LL com

# 19 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the GPIOAFSEL register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 19-1 on page 423 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 19-2 on page 427 lists the signals in alphabetical order by signal name.

Table 19-3 on page 432 groups the signals by functionality, except for GPIOs. Table 19-4 on page 435 lists the GPIO pins and their alternate functionality.

Table 19-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type	Description
1	PE7	I/O	TTL	GPIO port E bit 7
	PWM5	0	TTL	PWM 5
2	PE6	I/O	TTL	GPIO port E bit 6
	PWM4	0	TTL	PWM 4
3	VDDA		Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
4	GNDA		Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
5	PE5	I/O	TTL	GPIO port E bit 5
6	PE4	I/O	TTL	GPIO port E bit 4
7	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
8	VDD	-	Power	Positive supply for I/O and some logic.
9	GND	-	Power	Ground reference for logic and I/O pins.
10	PD0	I/O	TTL	GPIO port D bit 0
	PWM0	0	TTL	PWM 0
11	PD1	I/O	TTL	GPIO port D bit 1
	PhA0	I	TTL	QEI module 0 Phase A
12	PD2	I/O	TTL	GPIO port D bit 2
	U1Rx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
13	PD3	I/O	TTL	GPIO port D bit 3
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.

ww DataSheet4U com

Including the processor core and most peripherals.   15	Pin Number	Pin Name	Pin Type	Buffer Type	Description
16	14	VDD25	-	Power	
17	15	GND	-	Power	Ground reference for logic and I/O pins.
18	16	NC	-	-	No connect
19	17	NC	-	-	No connect
Signal has IrDA modulation.	18	PG1	I/O	TTL	GPIO port G bit 1
U2Rx		U2Tx	0	TTL	UART 2 Transmit. When in IrDA mode, this signal has IrDA modulation.
Signal has IrDA modulation.	19	PG0	I/O	TTL	GPIO port G bit 0
21		U2Rx	I	TTL	UART 2 Receive. When in IrDA mode, this signal has IrDA modulation.
22   C2-	20	VDD	-	Power	Positive supply for I/O and some logic.
PC7	21	GND	-	Power	Ground reference for logic and I/O pins.
23	22	C2-	I	Analog	Analog comparator 2 negative input
PC6		PC7	I/O	TTL	GPIO port C bit 7
24	23	C2+	I	Analog	Analog comparator positive input
PC5		PC6	I/O	TTL	GPIO port C bit 6
25	24	C1+	I	Analog	Analog comparator positive input
PC4		PC5	I/O	TTL	GPIO port C bit 5
26	25	CCP5	I/O	TTL	Capture/Compare/PWM 5
U0Rx		PC4	I/O	TTL	GPIO port C bit 4
this signal has IrDA modulation.	26	PA0	I/O	TTL	GPIO port A bit 0
U0Tx		U0Rx	1	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
SSIOTX   PA5   I/O   TTL   SSI module 0 clock	27	PA1	I/O	TTL	GPIO port A bit 1
SSIOCIK		U0Tx	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
29         PA3         I/O         TTL         GPIO port A bit 3           SSI0Fss         I/O         TTL         SSI module 0 frame           30         PA4         I/O         TTL         GPIO port A bit 4           SSI0Rx         I         TTL         SSI module 0 receive           31         PA5         I/O         TTL         GPIO port A bit 5           SSI0Tx         O         TTL         SSI module 0 transmit           32         VDD         -         Power         Positive supply for I/O and some logic.	28	PA2	I/O	TTL	GPIO port A bit 2
SSI0Fss		SSIOClk	I/O	TTL	SSI module 0 clock
30   PA4   I/O   TTL   GPIO port A bit 4	29	PA3	I/O	TTL	GPIO port A bit 3
SSI0Rx   I   TTL   SSI module 0 receive		SSI0Fss	I/O	TTL	SSI module 0 frame
31 PA5 I/O TTL GPIO port A bit 5 SSIOTX O TTL SSI module 0 transmit  32 VDD - Power Positive supply for I/O and some logic.	30	PA4	I/O	TTL	GPIO port A bit 4
SSIOTX O TTL SSI module 0 transmit  32 VDD - Power Positive supply for I/O and some logic.		SSIORx	I	TTL	SSI module 0 receive
32 VDD - Power Positive supply for I/O and some logic.	31	PA5	I/O	TTL	GPIO port A bit 5
		SSIOTx	0	TTL	SSI module 0 transmit
	32	VDD	-	Power	Positive supply for I/O and some logic.
33 GND - Power Ground reference for logic and I/O pins.	33	GND	-	Power	Ground reference for logic and I/O pins.
34 CCP1 I/O TTL Capture/Compare/PWM 1	34	CCP1	I/O	TTL	Capture/Compare/PWM 1
PA6 I/O TTL GPIO port A bit 6		PA6	I/O	TTL	
35 CCP4 I/O TTL Capture/Compare/PWM 1	35	CCP4	I/O	TTL	<u> </u>
PA7 I/O TTL GPIO port A bit 7		PA7	I/O		
36 NC - No connect	36	NC	-	-	No connect
37 NC - No connect	37	NC	-	-	

/ww.DataSheet4U.con

Pin Number	Pin Name	Pin Type	Buffer Type	Description
38	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
39	GND	-	Power	Ground reference for logic and I/O pins.
40	NC	-	-	No connect
41	NC	-	-	No connect
42	PF7	I/O	TTL	GPIO port F bit 7
43	PF6	I/O	TTL	GPIO port F bit 6
44	VDD	-	Power	Positive supply for I/O and some logic.
45	GND	-	Power	Ground reference for logic and I/O pins.
46	C1o	0	TTL	Analog comparator 1 output
	PF5	I/O	TTL	GPIO port F bit 5
47	PF0	I/O	TTL	GPIO port F bit 0
	PhB0	I	TTL	QEI module 1 Phase B
48	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
49	OSC1	0	Analog	Main oscillator crystal output.
50	WAKE	I	OD	An external input that brings the processor out of hibernate mode when asserted.
51	HIB	0	TTL	An output that indicates the processor is in hibernate mode.
52	xosc0		Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
53	XOSC1	0	Analog	Hibernation Module oscillator crystal output.
54	GND	-	Power	Ground reference for logic and I/O pins.
55	VBAT	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.
56	VDD	-	Power	Positive supply for I/O and some logic.
57	GND	-	Power	Ground reference for logic and I/O pins.
58	C0o	0	TTL	Analog comparator 0 output
	PF4	I/O	TTL	GPIO port F bit 4
59	PF3	I/O	TTL	GPIO port F bit 3
60	PF2	I/O	TTL	GPIO port F bit 2
61	PF1	I/O	TTL	GPIO port F bit 1
	PWM1	0	TTL	PWM 1
62	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
63	GND	-	Power	Ground reference for logic and I/O pins.
64	RST	I	TTL	System reset input.

/ww.DataSheet4U.com

Pin Number Pin Name Pin Type Buffer Type Description I/O CPU Mode bit 0. Input must be set to logic 0 65 CMOD0 TTL (grounded); other encodings reserved. I/O 66 TTL Capture/Compare/PWM 0 CCP0 I/O TTL GPIO port B bit 0 PB0 67 CCP2 I/O TTL Capture/Compare/PWM 2 I/O TTL PB1 GPIO port B bit 1 68 VDD -Power Positive supply for I/O and some logic. Power 69 Ground reference for logic and I/O pins. GND 70 I2C0SCL I/O OD I2C module 0 clock I/O TTL GPIO port B bit 2 PB2 71 I2C0SDA I/O OD I2C module 0 data I/O TTL PR3 GPIO port B bit 3 72 PE0 I/O TTL GPIO port E bit 0 I/O TTL SSI1Clk SSI module 1 clock 73 PE1 I/O TTL GPIO port E bit 1 I/O TTL SSI module 1 frame SSI1Fss 74 I/O TTL GPIO port E bit 2 PE2 Ι TTL SSI module 1 receive SSI1Rx 75 I/O TTL PE3 GPIO port E bit 3 0 TTL SSI module 1 transmit SSI1Tx I/O TTL 76 CPU Mode bit 1. Input must be set to logic 0 CMOD1 (grounded); other encodings reserved. 77 PC3 I/O TTL GPIO port C bit 3 0 JTAG TDO and SWO SWO TTL TTL JTAG TDO and SWO TDO 0 78 PC2 I/O TTL GPIO port C bit 2 TTL JTAG TDI TDI 1 I/O TTL GPIO port C bit 1 79 PC1 I/O TTL JTAG TMS and SWDIO SWDIO TMS I/O TTL JTAG TMS and SWDIO I/O TTL GPIO port C bit 0 80 PC0 1 TTL JTAG/SWD CLK SWCLK JTAG/SWD CLK TTL ı TCK 81 Power Positive supply for I/O and some logic. VDD 82 Power Ground reference for logic and I/O pins. GND 83 NC -No connect 84 NC No connect I/O TTL GPIO port H bit 1 85 PH1 PWM3 0 TTL PWM 3 I/O TTL GPIO port H bit 0 86 PH0 0 TTL PWM 2 PWM2 87 GND Power Ground reference for logic and I/O pins.

ww.DataSheet4U.com

Pin Number	Pin Name	Pin Type	Buffer Type	Description
88	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
89	PB7	I/O	TTL	GPIO port B bit 7
	TRST	I	TTL	JTAG TRSTn
90	C0+	I	Analog	Analog comparator 0 positive input
	PB6	I/O	TTL	GPIO port B bit 6
91	C1-	I	Analog	Analog comparator 1 negative input
	PB5	I/O	TTL	GPIO port B bit 5
92	C0-	I	Analog	Analog comparator 0 negative input
	PB4	I/O	TTL	GPIO port B bit 4
93	VDD	-	Power	Positive supply for I/O and some logic.
94	GND	-	Power	Ground reference for logic and I/O pins.
95	CCP3	I/O	TTL	Capture/Compare/PWM 3
	PD4	I/O	TTL	GPIO port D bit 4
96	PD5	I/O	TTL	GPIO port D bit 5
97	GNDA		Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
98	VDDA		Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
99	Fault	1	TTL	PWM Fault
	PD6	I/O	TTL	GPIO port D bit 6
100	IDX0		TTL	QEI module 0 index
	PD7	I/O	TTL	GPIO port D bit 7

Table 19-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type	Description
C0+	90	I	Analog	Analog comparator 0 positive input
C0-	92	I	Analog	Analog comparator 0 negative input
C0o	58	0	TTL	Analog comparator 0 output
C1+	24	I	Analog	Analog comparator positive input
C1-	91	I	Analog	Analog comparator 1 negative input
Clo	46	0	TTL	Analog comparator 1 output
C2+	23	I	Analog	Analog comparator positive input
C2-	22	I	Analog	Analog comparator 2 negative input
CCP0	66	I/O	TTL	Capture/Compare/PWM 0
CCP1	34	I/O	TTL	Capture/Compare/PWM 1
CCP2	67	I/O	TTL	Capture/Compare/PWM 2
CCP3	95	I/O	TTL	Capture/Compare/PWM 3

ww.DataSneet40.com

Pin Name	Pin Number	Pin Type	Buffer Type	Description
CCP4	35	I/O	TTL	Capture/Compare/PWM 1
CCP5	25	I/O	TTL	Capture/Compare/PWM 5
CMOD0	65	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
CMOD1	76	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
Fault	99	I	TTL	PWM Fault
GND	9	-	Power	Ground reference for logic and I/O pins.
GND	15	-	Power	Ground reference for logic and I/O pins.
GND	21	-	Power	Ground reference for logic and I/O pins.
GND	33	-	Power	Ground reference for logic and I/O pins.
GND	39	-	Power	Ground reference for logic and I/O pins.
GND	45	-	Power	Ground reference for logic and I/O pins.
GND	54	-	Power	Ground reference for logic and I/O pins.
GND	57	-	Power	Ground reference for logic and I/O pins.
GND	63	-	Power	Ground reference for logic and I/O pins.
GND	69	-	Power	Ground reference for logic and I/O pins.
GND	82	-	Power	Ground reference for logic and I/O pins.
GND	87	-	Power	Ground reference for logic and I/O pins.
GND	94	ı	Power	Ground reference for logic and I/O pins.
GNDA	4		Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
GNDA	97		Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
нів	51	0	TTL	An output that indicates the processor is in hibernate mode.
I2C0SCL	70	I/O	OD	I2C module 0 clock
I2C0SDA	71	I/O	OD	I2C module 0 data
IDX0	100	I	TTL	QEI module 0 index
LDO	7	_	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
NC	16	-	-	No connect
NC	17	-	-	No connect
NC	36	-	-	No connect
NC	37	-	-	No connect
NC	40	-	-	No connect
NC	41	-	-	No connect

ww.DataSheet4U.com

Pin Name	Pin Number	Pin Type	Buffer Type	Description
NC	83	-	-	No connect
NC	84	-	-	No connect
osc0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	49	0	Analog	Main oscillator crystal output.
PA0	26	I/O	TTL	GPIO port A bit 0
PA1	27	I/O	TTL	GPIO port A bit 1
PA2	28	I/O	TTL	GPIO port A bit 2
PA3	29	I/O	TTL	GPIO port A bit 3
PA4	30	I/O	TTL	GPIO port A bit 4
PA5	31	I/O	TTL	GPIO port A bit 5
PA6	34	I/O	TTL	GPIO port A bit 6
PA7	35	I/O	TTL	GPIO port A bit 7
PB0	66	I/O	TTL	GPIO port B bit 0
PB1	67	I/O	TTL	GPIO port B bit 1
PB2	70	I/O	TTL	GPIO port B bit 2
PB3	71	I/O	TTL	GPIO port B bit 3
PB4	92	I/O	TTL	GPIO port B bit 4
PB5	91	I/O	TTL	GPIO port B bit 5
PB6	90	I/O	TTL	GPIO port B bit 6
PB7	89	I/O	TTL	GPIO port B bit 7
PC0	80	I/O	TTL	GPIO port C bit 0
PC1	79	I/O	TTL	GPIO port C bit 1
PC2	78	I/O	TTL	GPIO port C bit 2
PC3	77	I/O	TTL	GPIO port C bit 3
PC4	25	I/O	TTL	GPIO port C bit 4
PC5	24	I/O	TTL	GPIO port C bit 5
PC6	23	I/O	TTL	GPIO port C bit 6
PC7	22	I/O	TTL	GPIO port C bit 7
PD0	10	I/O	TTL	GPIO port D bit 0
PD1	11	I/O	TTL	GPIO port D bit 1
PD2	12	I/O	TTL	GPIO port D bit 2
PD3	13	I/O	TTL	GPIO port D bit 3
PD4	95	I/O	TTL	GPIO port D bit 4
PD5	96	I/O	TTL	GPIO port D bit 5
PD6	99	I/O	TTL	GPIO port D bit 6
PD7	100	I/O	TTL	GPIO port D bit 7
PE0	72	I/O	TTL	GPIO port E bit 0
PE1	73	I/O	TTL	GPIO port E bit 1
PE2	74	I/O	TTL	GPIO port E bit 2
PE3	75	I/O	TTL	GPIO port E bit 3
PE4	6	I/O	TTL	GPIO port E bit 4
PE5	5	I/O	TTL	GPIO port E bit 5

MAN DataSheet411 cor

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PE6	2	I/O	TTL	GPIO port E bit 6
PE7	1	I/O	TTL	GPIO port E bit 7
PF0	47	I/O	TTL	GPIO port F bit 0
PF1	61	I/O	TTL	GPIO port F bit 1
PF2	60	I/O	TTL	GPIO port F bit 2
PF3	59	I/O	TTL	GPIO port F bit 3
PF4	58	I/O	TTL	GPIO port F bit 4
PF5	46	I/O	TTL	GPIO port F bit 5
PF6	43	I/O	TTL	GPIO port F bit 6
PF7	42	I/O	TTL	GPIO port F bit 7
PG0	19	I/O	TTL	GPIO port G bit 0
PG1	18	I/O	TTL	GPIO port G bit 1
PH0	86	I/O	TTL	GPIO port H bit 0
PH1	85	I/O	TTL	GPIO port H bit 1
PWM0	10	0	TTL	PWM 0
PWM1	61	0	TTL	PWM 1
PWM2	86	0	TTL	PWM 2
PWM3	85	0	TTL	PWM 3
PWM4	2	0	TTL	PWM 4
PWM5	1	0	TTL	PWM 5
PhA0	11	1	TTL	QEI module 0 Phase A
PhB0	47	T	TTL	QEI module 1 Phase B
RST	64	I I	TTL	System reset input.
SSIOClk	28	I/O	TTL	SSI module 0 clock
SSIOFss	29	I/O	TTL	SSI module 0 frame
SSI0Rx	30		TTL	SSI module 0 receive
SSIOTX	31	0	TTL	SSI module 0 transmit
SSI1Clk	72	I/O	TTL	SSI module 1 clock
SSI1Fss	73	I/O	TTL	SSI module 1 frame
SSI1Rx	74	I	TTL	SSI module 1 receive
SSI1Tx	75	0	TTL	SSI module 1 transmit
SWCLK	80	I	TTL	JTAG/SWD CLK
SWDIO	79	I/O	TTL	JTAG TMS and SWDIO
SWO	77	0	TTL	JTAG TDO and SWO
TCK	80	I	TTL	JTAG/SWD CLK
TDI	78	I	TTL	JTAG TDI
TDO	77	0	TTL	JTAG TDO and SWO
TMS	79	I/O	TTL	JTAG TMS and SWDIO
TRST	89	I	TTL	JTAG TRSTn
U0Rx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.

/ww.bata5neet4u.con

Pin Name	Pin Number	Pin Type	Buffer Type	Description
U1Rx	12	1	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
UlTx	13	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
U2Rx	19	1	TTL	UART 2 Receive. When in IrDA mode, this signal has IrDA modulation.
U2Tx	18	0	TTL	UART 2 Transmit. When in IrDA mode, this signal has IrDA modulation.
VBAT	55	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.
VDD	8	-	Power	Positive supply for I/O and some logic.
VDD	20	-	Power	Positive supply for I/O and some logic.
VDD	32	-	Power	Positive supply for I/O and some logic.
VDD	44	-	Power	Positive supply for I/O and some logic.
VDD	56	-	Power	Positive supply for I/O and some logic.
VDD	68	-	Power	Positive supply for I/O and some logic.
VDD	81	-	Power	Positive supply for I/O and some logic.
VDD	93	-	Power	Positive supply for I/O and some logic.
VDD25	14		Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	38		Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
VDDA	98	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
WAKE	50	1	OD	An external input that brings the processor out of hibernate mode when asserted.
xosc0	52	I	Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
XOSC1	53	0	Analog	Hibernation Module oscillator crystal output.

Table 19-3. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Analog	C0+	90	I	Analog	Analog comparator 0 positive input
Comparators	C0-	92	I	Analog	Analog comparator 0 negative input
	C0o	58	0	TTL	Analog comparator 0 output
	C1+	24	I	Analog	Analog comparator positive input
	C1-	91	I	Analog	Analog comparator 1 negative input
	Clo	46	0	TTL	Analog comparator 1 output
	C2+	23	I	Analog	Analog comparator positive input
	C2-	22	I	Analog	Analog comparator 2 negative input
General-Purpose	CCP0	66	I/O	TTL	Capture/Compare/PWM 0
Timers	CCP1	34	I/O	TTL	Capture/Compare/PWM 1
	CCP2	67	I/O	TTL	Capture/Compare/PWM 2
	CCP3	95	I/O	TTL	Capture/Compare/PWM 3
	CCP4	35	I/O	TTL	Capture/Compare/PWM 1
	CCP5	25	I/O	TTL	Capture/Compare/PWM 5
I2C	I2C0SCL	70	I/O	OD	I2C module 0 clock
	I2C0SDA	71	I/O	OD	I2C module 0 data
JTAG/SWD/SWO	SWCLK	80	1	TTL	JTAG/SWD CLK
	SWDIO	79	I/O	TTL	JTAG TMS and SWDIO
	SWO	77	0	TTL	JTAG TDO and SWO
	TCK	80	1	TTL	JTAG/SWD CLK
	TDI	78	1	TTL	JTAG TDI
	TDO	77	0	TTL	JTAG TDO and SWO
	TMS	79	I/O	TTL	JTAG TMS and SWDIO
PWM	Fault	99		TTL	PWM Fault
	PWM0	10	0	TTL	PWM 0
	PWM1	61	0	TTL	PWM 1
	PWM2	86	0	TTL	PWM 2
	РWМ3	85	0	TTL	PWM 3
	PWM4	2	0	TTL	PWM 4
	PWM5	1	0	TTL	PWM 5

/ww.DataSheet4U.con

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Power	GND	9	-	Power	Ground reference for logic and I/O pins.
	GND	15	-	Power	Ground reference for logic and I/O pins.
	GND	21	-	Power	Ground reference for logic and I/O pins.
	GND	33	-	Power	Ground reference for logic and I/O pins.
	GND	39	-	Power	Ground reference for logic and I/O pins.
	GND	45	-	Power	Ground reference for logic and I/O pins.
	GND	54	-	Power	Ground reference for logic and I/O pins.
	GND	57	-	Power	Ground reference for logic and I/O pins.
	GND	63	-	Power	Ground reference for logic and I/O pins.
	GND	69	-	Power	Ground reference for logic and I/O pins.
	GND	82	-	Power	Ground reference for logic and I/O pins.
	GND	87	-	Power	Ground reference for logic and I/O pins.
	GND	94	-	Power	Ground reference for logic and I/O pins.
	GNDA	4	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	GNDA	97	- 4	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	HIB	51	0	TTL	An output that indicates the processor is in hibernate mode.
	LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
	VBAT	55	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.
	VDD	8	-	Power	Positive supply for I/O and some logic.
	VDD	20	-	Power	Positive supply for I/O and some logic.
	VDD	32	-	Power	Positive supply for I/O and some logic.
	VDD	44	-	Power	Positive supply for I/O and some logic.
	VDD	56	-	Power	Positive supply for I/O and some logic.
	VDD	68	-	Power	Positive supply for I/O and some logic.
	VDD	81	-	Power	Positive supply for I/O and some logic.
	VDD	93	-	Power	Positive supply for I/O and some logic.
	VDD25	14	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	38	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.

/ww.DataSheet4U.com

Buffer **Function** Pin Name Pin Pin Type Description Number Type VDD25 88 Power Positive supply for most of the logic function, including the processor core and most peripherals. VDDA 3 Power The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. 98 Power The positive supply (3.3 V) for the analog circuits VDDA (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. WAKE 50 1 OD An external input that brings the processor out of hibernate mode when asserted. QEI TTL 100 QEI module 0 index IDX0 1 TTL PhA0 11 I QEI module 0 Phase A 47 ı TTL QEI module 1 Phase B PhB0 SSI SSI0Clk 28 I/O TTL SSI module 0 clock I/O TTL SSI module 0 frame SSI0Fss 29 TTL SSI0Rx 30 1 SSI module 0 receive 31 0 TTL SSIOTx SSI module 0 transmit I/O TTL SSI1Clk 72 SSI module 1 clock 73 I/O TTL SSI module 1 frame SSI1Fss 74 ī TTL SSI module 1 receive SSI1Rx SSI1Tx 75 0 TTL SSI module 1 transmit System Control & CMOD0 65 I/O TTL CPU Mode bit 0. Input must be set to logic 0 Clocks (grounded); other encodings reserved. TTL I/O CPU Mode bit 1. Input must be set to logic 0 CMOD1 76 (grounded); other encodings reserved. osco 48 1 Analog Main oscillator crystal input or an external clock reference input. Main oscillator crystal output. OSC1 49 0 Analog TTL RST 64 ı System reset input. TTL TRST 89 1 JTAG TRSTn Hibernation Module oscillator crystal input or an XOSC0 52 Analog external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register. XOSC1 53 0 Analog Hibernation Module oscillator crystal output.

ww.DataSheet4U.com

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
UART	U0Rx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	U1Rx	12	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	UlTx	13	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	U2Rx	19	I	TTL	UART 2 Receive. When in IrDA mode, this signal has IrDA modulation.
	U2Tx	18	0	TTL	UART 2 Transmit. When in IrDA mode, this signal has IrDA modulation.

ww.DataSheet4U.com

Table 19-4. GPIO Pins and Alternate Functions

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PA0	26	UORx	
PA1	27	UOTx	
PA2	28	SSIOClk	
PA3	29	SSI0Fss	
PA4	30	SSIORx	
PA5	31	SSIOTx	
PA6	34	CCP1	
PA7	35	CCP4	
PB0	66	CCP0	
PB1	67	CCP2	
PB2	70	I2C0SCL	
PB3	71	I2C0SDA	
PB4	92	C0-	
PB5	91	C1-	
PB6	90	C0+	
PB7	89	TRST	
PC0	80	TCK	SWCLK
PC1	79	TMS	SWDIO
PC2	78	TDI	
PC3	77	TDO	SWO
PC4	25	CCP5	
PC5	24	C1+	
PC6	23	C2+	
PC7	22	C2-	
PD0	10	PWM0	
PD1	11	PhA0	
PD2	12	U1Rx	
PD3	13	UlTx	
PD4	95	CCP3	

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PD5	96		
PD6	99	Fault	
PD7	100	IDX0	
PE0	72	SSI1Clk	
PE1	73	SSI1Fss	
PE2	74	SSI1Rx	
PE3	75	SSI1Tx	
PE4	6		
PE5	5		
PE6	2	PWM4	
PE7	1	PWM5	
PF0	47	PhB0	
PF1	61	PWM1	
PF2	60		
PF3	59		
PF4	58	COo	
PF5	46	Clo	
PF6	43		
PF7	42		
PG0	19	U2Rx	
PG1	18	U2Tx	
PH0	86	PWM2	
PH1	85	PWM3	

/ww.DataSheet4U.con

# **20** Operating Characteristics

**Table 20-1. Temperature Characteristics** 

Characteristic	Symbol	Value	Unit
Operating temperature range <sup>a</sup>	T <sub>A</sub>	-40 to +85	°C

a. Maximum storage temperature is 150°C.

#### **Table 20-2. Thermal Characteristics**

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) <sup>a</sup>	$\Theta_{JA}$	55.3	°C/W
Average junction temperature <sup>b</sup>	T <sub>J</sub>	$T_A + (P_{AVG} \cdot \Theta_{JA})$	°C

a. Junction to ambient thermal resistance  $\boldsymbol{\theta}_{JA}$  numbers are determined by a package simulator.

ww.DataSheet4U.cor

b. Power dissipation is a function of temperature.

### 21 Electrical Characteristics

### 21.1 DC Characteristics

### 21.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

**Note:** The device is not guaranteed to operate properly at the maximum ratings.

**Table 21-1. Maximum Ratings** 

Characteristic	Symbol	Va	lue	Unit
ü		Min	Max	
I/O supply voltage (V <sub>DD</sub> )	$V_{DD}$	0	4	٧
Core supply voltage (V <sub>DD25</sub> )	V <sub>DD25</sub>	0	4	٧
Analog supply voltage (V <sub>DDA</sub> )	$V_{DDA}$	0	4	٧
Battery supply voltage (V <sub>BAT</sub> )	$V_{BAT}$	0	4	V
Input voltage	V <sub>IN</sub>	-0.3	5.5	٧
Maximum current per output pins	I	-	25	mΑ

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or VDD).

### 21.1.2 Recommended DC Operating Conditions

Table 21-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>DD</sub>	I/O supply voltage	3.0	3.3	3.6	V
V <sub>DD25</sub>	Core supply voltage	2.25	2.5	2.75	V
$V_{DDA}$	Analog supply voltage	3.0	3.3	3.6	V
V <sub>BAT</sub>	Battery supply voltage	2.3	3.0	3.6	V
V <sub>IH</sub>	High-level input voltage	2.0	-	5.0	V
V <sub>IL</sub>	Low-level input voltage	-0.3	-	1.3	V
V <sub>SIH</sub>	High-level input voltage for Schmitt trigger inputs	0.8 * V <sub>DD</sub>	-	$V_{DD}$	V
V <sub>SIL</sub>	Low-level input voltage for Schmitt trigger inputs	0	-	0.2 * V <sub>DD</sub>	V
V <sub>OH</sub>	High-level output voltage	2.4	-	-	V
V <sub>OL</sub>	Low-level output voltage	-	-	0.4	V
I <sub>OH</sub>	High-level source current, V <sub>OH</sub> =2.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA

www.DataShoot/III.com

Parameter	Parameter Name		Min	Nom	Max	Unit
I <sub>OL</sub>	Low-level sink current, V <sub>OL</sub> =0.4 V					
	2-	mA Drive	2.0	-	-	mA
	4-	mA Drive	4.0	-	-	mA
	8-	mA Drive	8.0	-	-	mA

### 21.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

#### **Table 21-3. LDO Regulator Characteristics**

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>LDOOUT</sub>	Programmable internal (logic) power supply output value	2.25	2.5	2.75	V
	Output voltage accuracy	-	2%	-	%
t <sub>PON</sub>	Power-on time	-	-	100	μs
t <sub>ON</sub>	Time on	-		200	μs
t <sub>OFF</sub>	Time off	Α.Υ	-	100	μs
V <sub>STEP</sub>	Step programming incremental voltage	-	50	-	mV
C <sub>LDO</sub>	External filter capacitor size for internal power supply	-	1	-	μF

### 21.1.4 Power Specifications

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- $V_{DD} = 3.3 \text{ V}$
- $V_{DD25} = 2.50 \text{ V}$
- V<sub>BAT</sub> = 3.0 V
- V<sub>DDA</sub> = 3.3 V
- Temperature = 25°C
- Clock Source (MOSC) =3.579545 MHz Crystal Oscillator
- Main oscillator (MOSC) = enabled
- Internal oscillator (IOSC) = disabled

### 21.1.5 Flash Memory Characteristics

**Table 21-4. Flash Memory Characteristics** 

Parameter	Parameter Name	Min	Nom	Max	Unit
PE <sub>CYC</sub>	Number of guaranteed program/erase cycles before failure <sup>a</sup>	10,000	100,000	-	cycles
T <sub>RET</sub>	Data retention at average operating temperature of 85°C	10	-	-	years
T <sub>PROG</sub>	Word program time	20	-	-	μs
T <sub>ERASE</sub>	Page erase time	20	-	-	ms
T <sub>ME</sub>	Mass erase time	200	-	ı	ms

a. A program/erase cycle is defined as switching the bits from 1 -> 0 -> 1.


MMM Date

### 21.2 AC Characteristics

#### 21.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

Figure 21-1. Load Conditions



401100140.00111

#### 21.2.2 Clocks

Table 21-5. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f <sub>ref_crystal</sub>	Crystal reference <sup>a</sup>	3.579545	-	8.192	MHz
f <sub>ref_ext</sub>	External clock reference <sup>a</sup>	3.579545	<u> </u>	8.192	MHz
f <sub>pll</sub>	PLL frequency <sup>b</sup>	-	400	-	MHz
T <sub>READY</sub>	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the **Run-Mode Clock Configuration** (RCC) register.

**Table 21-6. Clock Characteristics** 

Parameter	Parameter Name	Min	Nom	Max	Unit
f <sub>IOSC</sub>	Internal 12 MHz oscillator frequency	8.4	12	15.6	MHz
f <sub>IOSC30KHZ</sub>	Internal 30 KHz oscillator frequency	21	30	39	KHz
f <sub>xosc</sub>	Hibernation module oscillator frequency	-	4.194304	-	MHz
f <sub>XOSC_XTAL</sub>	Crystal reference for hibernation oscillator	-	4.194304	-	MHz
f <sub>XOSC_EXT</sub>	External clock reference for hibernation module	-	32.768	-	KHz
f <sub>MOSC</sub>	Main oscillator frequency	1	-	8	MHz
t <sub>MOSC_per</sub>	Main oscillator period	125	-	1000	ns
f <sub>ref_crystal_bypass</sub>	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f <sub>ref_ext_bypass</sub>	External clock reference (PLL in BYPASS mode)	0	-	50	MHz
f <sub>system_clock</sub>	System clock	0	-	50	MHz

**Table 21-7. Crystal Characteristics** 

Parameter Name		Value				
Frequency	8	6	4	3.5	MHz	
Frequency tolerance	±50	±50	±50	±50	ppm	
Aging	±5	±5	±5	±5	ppm/yr	

b. PLL frequency is automatically calculated by the hardware based on the  $\mathtt{XTAL}$  field of the RCC register.

Parameter Name		Va	lue		Units
Oscillation mode	Parallel	Parallel	Parallel	Parallel	
Temperature stability (0 - 85 °C)	±25	±25	±25	±25	ppm
Motional capacitance (typ)	27.8	37.0	55.6	63.5	pF
Motional inductance (typ)	14.3	19.1	28.6	32.7	mH
Equivalent series resistance (max)	120	160	200	220	Ω
Shunt capacitance (max)	10	10	10	10	pF
Load capacitance (typ)	16	16	16	16	pF
Drive level (typ)	100	100	100	100	μW

### 21.2.3 Analog Comparator

vw.DataSheet4U.com

**Table 21-8. Analog Comparator Characteristics** 

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>OS</sub>	Input offset voltage	-	±10	±25	mV
V <sub>CM</sub>	Input common mode voltage range	0	-	V <sub>DD</sub> -1.5	٧
C <sub>MRR</sub>	Common mode rejection ratio	50	-	-	dB
T <sub>RT</sub>	Response time	- <	-	1	μs
T <sub>MC</sub>	Comparator mode change to Output Valid	-	-	10	μs

Table 21-9. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
R <sub>HR</sub>	Resolution high range	-	V <sub>DD</sub> /32	-	LSB
R <sub>LR</sub>	Resolution low range	-	V <sub>DD</sub> /24	-	LSB
A <sub>HR</sub>	Absolute accuracy high range	-	-	±1/2	LSB
A <sub>LR</sub>	Absolute accuracy low range	-	-	±1/4	LSB

### 21.2.4 I<sup>2</sup>C

Table 21-10. I<sup>2</sup>C Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
I1 <sup>a</sup>	t <sub>SCH</sub>	Start condition hold time	36	-	-	system clocks
I2 <sup>a</sup>	t <sub>LP</sub>	Clock Low period	36	-	-	system clocks
I3 <sup>b</sup>	t <sub>SRT</sub>	<code>I2CSCL/I2CSDA</code> rise time (V $_{IL}$ =0.5 V to V $_{IH}$ =2.4 V)	-	-	(see note b)	ns
I4 <sup>a</sup>	t <sub>DH</sub>	Data hold time	2	-	-	system clocks
I5 <sup>c</sup>	t <sub>SFT</sub>	<code>I2CSCL/I2CSDA</code> fall time (V $_{IH}$ =2.4 V to V $_{IL}$ =0.5 V)	-	9	10	ns
I6 <sup>a</sup>	t <sub>HT</sub>	Clock High time	24	-	-	system clocks
I7 <sup>a</sup>	t <sub>DS</sub>	Data setup time	18	-	-	system clocks
I8 <sup>a</sup>	t <sub>SCSR</sub>	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
I9 <sup>a</sup>	t <sub>SCS</sub>	Stop condition setup time	24	-	-	system clocks

a. Values depend on the value programmed into the TPR bit in the I<sup>2</sup>C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I<sup>2</sup>C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low

period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

- b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.
- c. Specified at a nominal 50 pF load.

### Figure 21-2. I<sup>2</sup>C Timing



CLTO.COIII

#### 21.2.5 Hibernation Module

The Hibernation Module requires special system implementation considerations since it is intended to power-down all other sections of its host device. The system power-supply distribution and interfaces of the system must be driven to 0  $V_{DC}$  or powered down with the same regulator controlled by  $\overline{\rm HIB}$ .


The regulators controlled by  $\overline{\mathtt{HIB}}$  are expected to have a settling time of 250 µs or less.

**Table 21-11. Hibernation Module Characteristics** 

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
H1	t <sub>HIB_LOW</sub>	Internal 32.768 KHz clock reference rising edge to /HIB asserted	-	200	-	μs
H2	t <sub>HIB_HIGH</sub>	Internal 32.768 KHz clock reference rising edge to /HIB deasserted	-	30	-	μs
H3	t <sub>WAKE_ASSERT</sub>	/WAKE assertion time	62	-	-	μs
H4	t <sub>WAKETOHIB</sub>	/WAKE assert to /HIB desassert	62	-	124	μs
H5	t <sub>XOSC_SETTLE</sub>	XOSC settling time <sup>a</sup>	20	-	-	ms
H6	t <sub>HIB_REG_WRITE</sub>	Time for a write to non-volatile registers in HIB module to complete	92	-	-	μs

a. This parameter is highly sensitive to PCB layout and trace lengths, which may make this parameter time longer. Care must be taken in PCB design to minimize trace lengths and RLC (resistance, inductance, capacitance).

Figure 21-3. Hibernation Module Timing



442

### 21.2.6 Synchronous Serial Interface (SSI)

**Table 21-12. SSI Characteristics** 

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t <sub>clk_per</sub>	SSIC1k cycle time	2	-	65024	system clocks
S2	t <sub>clk_high</sub>	SSIC1k high time	-	1/2	-	t clk_per
S3	t <sub>clk_low</sub>	SSIC1k low time	-	1/2	-	t clk_per
S4	t <sub>clkrf</sub>	SSIC1k rise/fall time	-	7.4	26	ns
S5	t <sub>DMd</sub>	Data from master valid delay time	0	-	20	ns
S6	t <sub>DMs</sub>	Data from master setup time	20	-	-	ns
S7	t <sub>DMh</sub>	Data from master hold time	40	-	-	ns
S8	t <sub>DSs</sub>	Data from slave setup time	20	-	-	ns
S9	t <sub>DSh</sub>	Data from slave hold time	40	-	-,	ns

vw.DataSHEEt4U.COIII

Figure 21-4. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement





Figure 21-5. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer



SSICIK (SPO=0)

SSICIK (SPO=1)

SSITX (master)

SSIRX (slave)

SSIFss

Figure 21-6. SSI Timing for SPI Frame Format (FRF=00), with SPH=1

www.DataSheet411.com

### 21.2.7 JTAG and Boundary Scan

**Table 21-13. JTAG Characteristics** 

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J1	f <sub>TCK</sub>	TCK operational clock frequency	0	-	10	MHz
J2	t <sub>TCK</sub>	TCK operational clock period	100	-	-	ns
J3	t <sub>TCK_LOW</sub>	TCK clock Low time	-	t <sub>TCK</sub>	-	ns
J4	t <sub>TCK_HIGH</sub>	TCK clock High time	-	t <sub>TCK</sub>	-	ns
J5	t <sub>TCK_R</sub>	TCK rise time	0	-	10	ns
J6	t <sub>TCK_F</sub>	TCK fall time	0	-	10	ns
J7	t <sub>TMS_SU</sub>	TMS setup time to TCK rise	20	-	-	ns
J8	t <sub>TMS_HLD</sub>	TMS hold time from TCK rise	20	-	-	ns
J9	t <sub>TDI_SU</sub>	TDI setup time to TCK rise	25	-	-	ns
J10	t <sub>TDI_HLD</sub>	TDI hold time from TCK rise	25	-	-	ns
J11	TCK fall to Data Valid from High-Z	2-mA drive	-	23	35	ns
t <sub>TDO_ZDV</sub>		4-mA drive		15	26	ns
		8-mA drive		14	25	ns
		8-mA drive with slew rate control		18	29	ns
J12	TCK fall to Data Valid from Data Valid	2-mA drive	-	21	35	ns
t <sub>TDO_DV</sub>		4-mA drive		14	25	ns
		8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J13	TCK fall to High-Z from Data Valid	2-mA drive	-	9	11	ns
t <sub>TDO_DVZ</sub>		4-mA drive		7	9	ns
		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t <sub>TRST</sub>	TRST assertion time	100	-	-	ns
J15	t <sub>TRST_SU</sub>	TRST setup time to TCK rise	10	-	-	ns

Figure 21-7. JTAG Test Clock Input Timing




Figure 21-8. JTAG Test Access Port (TAP) Timing





Figure 21-9. JTAG TRST Timing



### 21.2.8 General-Purpose I/O

Note: All GPIOs are 5 V-tolerant.

D 1 01 1411

**Table 21-14. GPIO Characteristics** 

Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
t <sub>GPIOR</sub>	GPIO Rise Time (from 20% to 80% of $V_{DD}$ )	2-mA drive	-	17	26	ns
		4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t <sub>GPIOF</sub>	GPIO Fall Time (from 80% to 20% of V <sub>DD</sub> )	2-mA drive	-	17	25	ns
		4-mA drive		8	12	ns
		8-mA drive		6	10	ns
		8-mA drive with slew rate control		11	13	ns

## www.DataSheet421.2.9 Reset

**Table 21-15. Reset Characteristics** 

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	V <sub>TH</sub>	Reset threshold	-	2.0	-	V
R2	V <sub>BTH</sub>	Brown-Out threshold	2.85	2.9	2.95	V
R3	T <sub>POR</sub>	Power-On Reset timeout	-	10	-	ms
R4	T <sub>BOR</sub>	Brown-Out timeout	-	500	-	μs
R5	T <sub>IRPOR</sub>	Internal reset timeout after POR	6	-	11	ms
R6	T <sub>IRBOR</sub>	Internal reset timeout after BOR	0	-	1	μs
R7	T <sub>IRHWR</sub>	Internal reset timeout after hardware reset (RST pin)	0	-	1	ms
R8	T <sub>IRSWR</sub>	Internal reset timeout after software-initiated system reset a	2.5	-	20	μs
R9	T <sub>IRWDR</sub>	Internal reset timeout after watchdog reset <sup>a</sup>	2.5	-	20	μs
R10	T <sub>VDDRISE</sub>	Supply voltage (V <sub>DD</sub> ) rise time (0V-3.3V)	-	-	100	ms
R11	T <sub>MIN</sub>	Minimum RST pulse width	2	-	-	μs

a. 20 \* t <sub>MOSC\_per</sub>

Figure 21-10. External Reset Timing (RST)





Figure 21-11. Power-On Reset Timing



ww.DataSheet4U.com

Figure 21-12. Brown-Out Reset Timing




Figure 21-13. Software Reset Timing






Figure 21-14. Watchdog Reset Timing



## 22 Package Information

Figure 22-1. 100-Pin LQFP Package



#### Notes

- 1. All dimensions shown in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length 'L' is measured at gage plane 0.25 mm above seating plane.
- 4. L/F: Eftec 64T Cu or equivalent, 0.127 mm (0.005") or 0.152 mm (0.006") thick.
- Use variation BED for body dimensions.

Body +2.00 mm	Footprint, 1.4 mm	package thickness												
Symbols	Symbols Leads 100L													
Α	Max.	1.60												
A <sub>1</sub>		0.05 Min./0.15 Max.												


NANA DataShoot411 o

A <sub>2</sub>	±0.05	1.40
D	±0.20	16.00
D <sub>1</sub>	±0.05	14.00
E	±0.20	16.00
E <sub>1</sub>	±0.05	14.00
L	±0.15/-0.10	0.60
е	BASIC	0.50
b	±0.05	0.22
θ		0°~7°
ddd	Max.	0.08
ccc	Max.	0.08
JEDEC Refer	ence Drawing	MS-026
Variation [	Designator	BED

ww.DataSheet4U.cor

## 23 Ordering and Contact Information

### 23.1 Ordering Information



**Table 23-1. Part Ordering Information** 

Orderable Part Number	
LM3S1150-IQC50	Stellaris® LM3S1150 Microcontroller

### 23.2 Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879

http://www.luminarymicro.com sales@luminarymicro.com

### 23.3 Support Information

For support on Luminary Micro products, contact: support@luminarymicro.com +1-512-279-8800, ext. 3

www.DataSheet/II.com

### A Serial Flash Loader

#### A.1 Serial Flash Loader

The Stellaris<sup>®</sup> serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

#### A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

#### A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris<sup>®</sup> device.

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2\*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2\*(20/115200) or 0.35 ms.

#### A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See the section on SSI formats for more details on this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

June 14, 2007 451

### A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

#### A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
  unsigned char ucSize;
  unsigned char ucCheckSum;
  unsigned char Data[];
};
```

ucSize The first byte received holds the total size of the transfer including

the size and checksum bytes.

ucChecksum This holds a simple checksum of the bytes in the data buffer only.

The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].

Data This is the raw data intended for the device, which is formatted in

some form of command interface. There should be ucSize-2 bytes of data provided in this buffer to or from the device.

### A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the commands that interact with the flash.

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet were valid, just that the packet was received correctly.

### A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

ww.DataSheet4U.co

#### A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

#### A.4.1 COMMAND\_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

```
Byte[0] = 0x03;
Byte[1] = checksum(Byte[2]);
Byte[2] = COMMAND PING;
```

The ping command has 3 bytes and the value for COMMAND\_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

### A.4.2 COMMAND\_GET\_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

```
Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS
```

### A.4.3 COMMAND\_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND\_SEND\_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND\_GET\_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

June 14, 2007 453

### A.4.4 COMMAND\_SEND\_DATA (0x24)

This command should only follow a COMMAND\_DOWNLOAD command or another COMMAND\_SEND\_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND\_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND\_GET\_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

ww.DataSheet4U.com

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

### A.4.5 COMMAND\_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

### A.4.6 COMMAND\_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND\_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

```
Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET
```

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

/ww.DataSheet4U.con

# B Register Quick Reference

	ı					I	ı		I						ı	ı	
Name	Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Oliset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
System Co Base: 0x40																	
DID0				VER									CL	ASS			
RO	0x000				MA	JOR							MIN	NOR			
PBORCTL	0x030																
R/W	02030															BORIOR	
LDOPCTL R/W	0x034											$\prec$		VA	\DJ		
RIS	0050																
RO	0x050										PLLLRIS					BORRIS	
IMC	0x054																
R/W											PLLLIM					BORIM	
MISC	0x058																
R/W1C											PLLLMIS					BORMIS	
RESC R/W	0x05C											100	SW	WDT	BOR	POR	FVT
						ACG		SYS	NIO		USESYSDIV	LDO	USEEPWMD/	VVDT	PWMDIV		EXT
RCC R/W	0x060			PWRDN		BYPASS		010	$\leftarrow$	TAL .	CEDICAV	osc	SRC		· www.biv	IOSCDIS	MOSCDIS
PLLCFG																	
RO	0x064	0	D					F							R		
RCC2	0070	USERCC2				$\overline{}$	SYS	DIV2									
R/W	0x070			PWRDN2		BYPASS2					(	OSCSRC	2				
DSLPOLKOFG	0x144						DSDIV	ORIDE									
R/W											D	SOSCSR	С				
DID1	0x004		VI	ER			FA	AM					PAR	TNO			
RO		F	PINCOUN	Т							TEMP		Pł	KG	ROHS	QU	IAL
DC0 RO	0x008									MSZ SHSZ							
DC1	0x010												PWM				
RO	34010		SYS	SDIV						MPU	HIB		PLL	WDT	swo	SWD	JTAG
DC2	0x014						COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
RO					I2C0				QEI0			SSI1	SSI0		UART2	UART1	UART0
DC3	0x018			CCP5	CCP4	CCP3	CCP2	CCP1	CCP0								
RO		PWMFAUT		C2PLUS	C2MINUS	C10	C1PLUS	C1MINUS	C0O	C0PLUS	COMINUS	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
DC4	0x01C																

Nome	Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Oliset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RO										GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
RCGC0	0x100												PWM				
R/W	0.2.100										HIB			WDT			
SCGC0 R/W	0x110										HIB		PWM	WDT			
											TIID		PWM	WDI			
DCGC0 R/W	0x120										HIB			WDT			
RCGC1							COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
R/W	0x104				I2C0				QEI0			SSI1	SSI0		UART2	UART1	UART0
SCGC1							COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
R/W	0x114				I2C0				QEI0			SSI1	SSI0		UART2	UART1	UART0
DCGC1							COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
R/W	0x124				I2C0				QEI0			SSI1	SSI0		UART2	UART1	UART0
RCGC2	0x108																
R/W	02100									GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SCGC2	0x118																
R/W										GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DCGC2	0x128																
R/W										GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SRCR0 R/W	0x040												PWM				
							COMP2	COMP1	COMP0		HIB			WDT TIMER3	TIMEDS	TIMER1	TIMER0
SRCR1 R/W	0x044				I2C0		COMP2	COMPT	QEI0			SSI1	SSI0	TIMERS	UART2	UART1	UART0
SRCR2	0040																
R/W	0x048									GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Hibernatio	n Module																
HIBRTCC	0x000								RT	СС							
RO									RT	CC							
HIBRTCM0	0x004									CM0							
R/W										CM0							
HIBRTCM1 R/W	0x008									CM1							
										CM1							
HIBRTCLD R/W	0x00C									CLD							
									KI								
HIBCTL R/W	0x010									VABORT	CLK32FN	LOWBATEN	PINWEN	RTCWEN	CLKSEI	HIBREQ	RTCEN
нівім	0x014									,, 20111	52 WELLY				52.1022		5211
	34017																

D 1 01 11

			ı			ı	ı			ı		ı			ı	ı	
Name	Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R/W														EXTW	LOWBAT	RTCALT1	RTCALT0
HIBRIS RO	0x018													EXTW	LOWBAT	RTCALT1	RTCALT0
HIBMIS RO	0x01C													EXTW	LOWBAT	RTCALT1	RTCALTO
HIBIC W1C	0x020													EXTW	LOWBAT	RTCALT1	RTCALTO
HIBRTCT R/W	0x024								тс	RIM							
									R'			$\leftarrow$					
HIBDATA R/W	0x030- 0x12C																
Internal Me Base: 0x40 Base: 0x40	00F.D000		OFFSET OFFSET														
FMA R/W	0x000																
FMD R/W	0x004		OFFSET														
								$\rightarrow$	-	KEY							
FMC R/W	0x008								VVIX	KL I				COMT	MERASE	ERASE	WRITE
FCRIS RO	0x00C															PRIS	ARIS
FCIM R/W	0x010															PMASK	AMASK
FCMISC R/W1C	0x014															PMISC	AMISC
USECRL R/W	0x140												110	SEC			
	0x130								READ I	ENABLE				,LO			
FMPRE0 R/W	and 0x200									ENABLE							
FMPPE0	0x134								PROG_	ENABLE							
R/W	and 0x400								PROG_	ENABLE							
USER_DBG R/W	0x1D0	NOWATEN						DATA		DATA					INIT1	DBG1	DBG0
USER_REGO	0x1E0	NOWATIEN								DATA							
R/W	JAILU								DA	·ΤΑ							

www.DataSheet4

Name	Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
USER_REG1	0::454	NOTWATTEN								DATA							
R/W	0x1E4								DA	·ΤΑ							
FMPRE1									READ_E	ENABLE							
R/W	0x204								READ E	ENABLE							
EMDDE2										ENABLE							
FMPRE2 R/W	0x208								READ_E								
FMPRE3	0x20C									ENABLE							
R/W U.com									READ_E	ENABLE							
FMPPE1	0x404								PROG_I	ENABLE							
R/W									PROG_I	ENABLE							
FMPPE2	0400																
R/W	0x408																
FMPPE3									PROG_I	ENABLE							
R/W	0x40C								PROG I	ENABLE							
General-P	urnose In	nut/Outnu	ts (GPIOs	<u>.</u>													
Base: 0x4		putoutpu	PROG_ENABLE  put/Outputs (GPIOs)														
Page 0v4	000.5000																
Dase. UX4																	
Base: 0x4	000.6000																
Base: 0x4 Base: 0x4	000.7000																
Base: 0x4 Base: 0x4 Base: 0x4	000.7000 002.4000																
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4	000.7000 002.4000 002.5000																
Base: 0x4 Base: 0x4 Base: 0x4	000.7000 002.4000 002.5000 002.6000																
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4	000.7000 002.4000 002.5000 002.6000																
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4	000.7000 002.4000 002.5000 002.6000												DA	ΛΤΑ			
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 GPIODATA R/W	000.7000 002.4000 002.5000 002.6000 002.7000				4								D <i>A</i>	NTA			
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 GPIODATA R/W GPIODIR	000.7000 002.4000 002.5000 002.6000 002.7000																
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 GPIODATA R/W	000.7000 002.4000 002.5000 002.6000 002.7000													TA IR			
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 GPIODATA R/W GPIODIR	000.7000 002.4000 002.5000 002.6000 002.7000 0x000																
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 GPIODATA R/W GPIODIR R/W	000.7000 002.4000 002.5000 002.6000 002.7000												D				
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 GPIODATA R/W GPIODIR R/W GPIOIS	000.7000 002.4000 002.5000 002.6000 002.7000 0x000 0x400												D	IR			
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 GPIODATA R/W GPIODIR R/W GPIOIS R/W	000.7000 002.4000 002.5000 002.6000 002.7000 0x000												D	IR			
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 GPIODATA R/W GPIODIR R/W GPIOIS R/W GPIOIBE R/W	000.7000 002.4000 002.5000 002.6000 002.7000 0x000 0x400												D	IR S			
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 GPIODATA R/W GPIODIR R/W GPIOIS R/W GPIOIBE	000.7000 002.4000 002.5000 002.6000 002.7000 0x000 0x400												D I	IR S			
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 GPIODATA R/W GPIODIR R/W GPIOIS R/W GPIOIBE R/W GPIOIEV R/W	000.7000 002.4000 002.5000 002.6000 002.7000 0x000 0x400												D I	IR S			
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 GPIODATA R/W GPIODIR R/W GPIOIS R/W GPIOIBE R/W GPIOIEV R/W GPIOIM	000.7000 002.4000 002.5000 002.6000 002.7000 0x000 0x400												I IE	S BE			
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 GPIODATA R/W GPIODIR R/W GPIOIS R/W GPIOIBE R/W GPIOIEV R/W GPIOIM R/W	000.7000 002.4000 002.5000 002.6000 002.7000 0x400 0x404 0x404												I IE	IR S			
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 GPIODATA R/W GPIODIR R/W GPIOIS R/W GPIOIEV R/W GPIOIM R/W GPIORIS	000.7000 002.4000 002.5000 002.6000 002.7000 0x400 0x404 0x404												I IE	S BE			
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 GPIODATA R/W GPIODIR R/W GPIOIS R/W GPIOIBE R/W GPIOIEV R/W GPIOIM R/W	000.7000 002.4000 002.5000 002.6000 002.7000  0x400  0x400  0x404  0x408  0x40C												I IE	S BE			
Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 Base: 0x4 GPIODATA R/W GPIODIR R/W GPIOIS R/W GPIOIEV R/W GPIOIM R/W GPIORIS	000.7000 002.4000 002.5000 002.6000 002.7000  0x400  0x400  0x404  0x408  0x40C												I IE	S BE			

June 14, 2007

Name	Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOICR	0x41C																
W1C												I	I	С	T		
GPIOAFSEL	0x420																
R/W													AF	SEL			
GPIODR2R	0x500																
R/W												I	DF	RV2	T		
GPIODR4R	0x504																
<b>R/W</b> U.com													DF	RV4			
GPIODR8R	0x508																
R/W													DF	RV8			
GPIOODR	0x50C																
R/W													0	DE			1
GPIOPUR	0x510																
R/W													Р	UE			
GPIOPDR	0x514																
R/W													P	DE			1
GPIOSLR	0x518																
R/W													S	RL			
GPIODEN	0x51C																
R/W													D	EN			
GPIOLOCK R/W	0x520				4					OCK							
R/VV									LC	CK				T		T	
GPIOCR	0x524												_				
-													C	R			
GPIOPeiphD4	0xFD0																
RO													PI	D4			
GPIOPeiµhD5 RO	0xFD4																
													PI	D5			
GPIOPeiphD6 RO	0xFD8												D.	DC.			
													PI	D6			
GPIOPeiphD7 RO	0xFDC												5	D7			
													PI	D7			
GPIOPeipHD0 RO	0xFE0												-	DO			
													PI	D0			
GPIOPeiµhD1 RO	0xFE4													D4			
	0,550												PI	D1			
GPIOPeriphD2	UXFE8																

MAN DataShoot

Name	Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RO													PI	D2			
GPIOPeriphD3	0xFEC																
RO	UXFEC												PI	D3			
GPIOPCelID0	0xFF0																
RO	UXFFU												CI	D0			
GPIOPCelID1	0xFF4																
RO	UXFF4												CI	D1			
GPIOPCellD2	0xFF8																
RO	UXIIO												CI	D2			
GPIOPCellD3	0xFFC																
RO	UXITO												CI	D3			
Base: 0x40 Base: 0x40 Base: 0x40	003.1000 003.2000		I			I	I								I	I	
GPTMCFG	0x000																
R/W															(	GPTMCFG	6
GPTIMTAMR	0x004																
R/W														TAAMS	TACMR	TAI	MR
GPTIMTBMR	0x008																
R/W														TBAMS	TBCMR	ТВ	MR
GPTMCTL	0x00C																
R/W			TBPWML	TBOTE		TBE	VENT	TBSTALL	TBEN		TAPWML	TAOTE	RTCEN	TAE	VENT	TASTALL	TAEN
GPTMIMR	0x018																
R/W							CBEIM	СВМІМ	ТВТОІМ					RTCIM	CAEIM	CAMIM	TATOIM
GPTMRIS RO	0x01C																
KU							CBERIS	CBMRIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMMIS	0x020																
RO							CBEMIS	CBMMIS	TBTOMIS					RTCMIS	CAEMIS	CAMMIS	TATOMIS
GPTMICR	0x024																
W1C							CBECINT	CBMCINT						RTCCINT	CAECINT	CAMCINT	TATOOINT
GPTMTAILR R/W	0x028									LRH LRL							
GPTIMTBILR																	
R/W	0x02C								ТВІ	LRL							
GPIMAMAICHR									TAN	//RH							
R/W	0x030								TAN	ИRL							

ww.DataSheet4

Name	Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIMBMAIGHR R/W	0x034								TRI	MRL							
GPTMTAPR																	
R/W	0x038												TAI	PSR			
GPTIMTBPR																	
R/W	0x03C												ТВІ	PSR			
GPTIMTAPINR	0x040																
R/W J.com	UXU4U												TAP	SMR			
GPIMIBPMR	0x044																
R/W													ТВР	SMR			
GPTMTAR	0x048								TA								
RO									TA	RL							
GPTMTBR RO	0x04C																
Watchdog	Times								ТВ	RL							
Base: 0x40																	
WDTLOAD									WDT	Load							
R/W	0x000								WDT	Load							
WDTVALUE	0x004								WDT	Value							
RO	0,004								WDT	Value		ı	1		ı		
WDTCTL	0x008																
R/W																RESEN	INTEN
WDTICR WO	0x00C									IntClr							
									WDT	IntClr							
WDTRIS RO	0x010																WIDTRIC
																	WDTRIS
WDTMIS RO	0x014																WDTMIS
WDTTEST																	
R/W	0x418								STALL								
WDTLOCK				1		1			WDT	Lock							
R/W	0xC00								WDT	Lock							
WDTP <del>aiph</del> D4	0xFD0																
RO	UXFD()												PI	ID4			
WDTP <del>aiph</del> D5	0xFD4																
RO											I		PI	ID5			
WDTP <del>aiph</del> D6	0xFD8																

												,				,	
Name	Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Oliset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RO											1		PI	D6			
WDTPaiphD7																	
RO	0xFDC												PI	D7			
WDTP <del>aiph</del> D0	0xFE0																
RO	OXI EU												PI	D0			
WDTP <del>aiph</del> D1	0xFE4																
RO											T	ı	PI	D1		I	ı
WDTPerjoinD2	0xFE8																
RO													PI	D2			I
WDTPaiphD3	0xFEC																
RO													PI	D3			
WDTPCellD0 RO	0xFF0												01	D0			
													Ci	D0			
WDTPCellD1 RO	0xFF4												CI	D1			
WDTPCellD2													0.				
RO	0xFF8												CI	D2			
WDTPCellD3																	
RO	0xFFC												CI	D3			
Base: 0x40 Base: 0x40 Base: 0x40	000.C000 000.D000	nous Rec	eivers/Tra	ansmitters	s (UARTs)		4										
UARTDR	0x000																
RO						OE	BE	PE	FE		T		DA	ATA .			
UARTRSR/ UARTECR	0x004																
R/W														OE	BE	PE	FE
UARTRSR/																	
UARTECR R/W	0x004												DA	ATA .			
UARTER																	
RO	0x018									TXFE	RXFF	TXFF	RXFE	BUSY			
UARTILPR																	
R/W	0x020										1		ILPD	VSR		1	
UARTIBRD	0x024																
R/W	JAU24								DIV	'INT							
UARTFBRD	0x028																
R/W																	

June 14, 2007

Name	Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Oliset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														DIVE	RAC		
UARTLCRH	0x02C																
R/W										SPS	WL	.EN	FEN	STP2	EPS	PEN	BRK
UARTCTL R/W	0x030							RXE	TXE	LBE					SIRLP	SIREN	UARTEN
UARTIFLS R/W	0x034												RXIFLSEL	_		TXIFLSEI	L
UARTIM	0x038																
R/W	UXUUU						OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
UARTRIS RO	0x03C						OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				
UARTMIS																	
RO	0x040						OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS				
UARTICR	0x044																
W1C							OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				
uariraiphd4 Ro	0xFD0												PI	D4			
UARTPajphD5	0xFD4																
RO	UXI D-1												PI	D5			
uarip <sub>aiph</sub> d6 Ro	0xFD8																
													PI	D6			
uarir <del>aidh</del> d7 Ro	0xFDC												PI	D7			
UARTP <del>ajul</del> D0	0xFE0																
RO													PI	D0			
uarir <del>aj</del> hdi Ro	0xFE4												PI	D1			
UARTR <del>aju</del> hD2																	
RO	0xFE8										1		PI	D2			
UARTPajphD3	0xFEC																
RO													PI	D3			
uartipoaldo Ro	0xFF0												CI	D0			
UARTPOAID1	055.																
RO	0xFF4										1	1	CI	D1		1	1
UARTPCeID2	0xFF8																
RO	32												CI	D2			

ww.DataSneet

Name	Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UARTPCalD3	0xFFC																
RO	UXITO												CI	D3			
Synchrono	ous Serial	Interface	(SSI)														
Base: 0x40																	
Base: 0x40	000.9000																
SSICR0	0x000																
R/W					S	CR				SPH	SPO	Ff	RF		D	SS	
SSICR1	0x004												_				
<b>R/W</b> om														SOD	MS	SSE	LBM
SSIDR	0x008																
R/W	UXUUO								DA	ATA							
SSISR																	
RO	0x00C												BSY	RFF	RNE	TNF	TFE
SSICPSR																	
R/W	0x010												CPS	DVSR			
SSIIM																	
R/W	0x014													TXIM	RXIM	RTIM	RORIN
OOIDIO																	
SSIRIS RO	0x018													TXRIS	RXRIS	RTRIS	RORRIS
														17(10	TOTALO	TTTTT	TOTAL
SSIMIS RO	0x01C																
														TXMIS	RXMIS	RTMIS	RORMIS
SSIICR	0x020																
W1C																RTIC	RORIC
SSIPeriphID4	0xFD0																
RO													PI	D4			
SSIPeriphID5	0xFD4																
RO	· · ·												PI	D5			
SSIPeriphID6	0xFD8																
RO	UXFDO												PI	D6			
SSIPeriphID7																	
RO	0xFDC												PI	D7			1
SSIPeriphID0																	
RO	0xFE0												PI	D0			1
CCID																	
SSIPeriphID1 RO	0xFE4												DI	D1			
													rı	J.			
SSIPeriphID2	0xFE8																
RO													PI	D2			

..... Data Chaat (

Name	Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Oliset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSIPeriphID3	0xFEC																
RO												I	PI	ID3	I		
SSIPCelIID0	0xFF0																
RO													CI	ID0			
SSIPCellID1 RO	0xFF4																
													Ci	ID1			
SSIPCeIIID2 RO	0xFF8												C	ID2			
U.com														IDZ			
SSIPCelliD3 RO	0xFFC												CI	ID3			
Inter-Integ	rated Circ	uit (l <sup>2</sup> C) I	nterface										O.				
Base: 0x40		u (. °) .															
Base: 0x40																	
Base: 0x40 Base: 0x40																	
I2CMSA																	
R/W	0x000												SA				R/S
12CMCS																	
R/W	0x004										BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
I2CMCS	0004																
R/W	0x004													ACK	STOP	START	RUN
I2CMDR	0x008																
R/W	CXCCC												DA	ATA			ı
12CMTPR	0x00C																
R/W												I	TI	PR	I		
I2CMIMR	0x010																
R/W																	IM
I2CMRIS RO	0x014																
																	RIS
I2CMMIS RO	0x018																MIC
																	MIS
I2CMICR WO	0x01C																IC
																	10
I2CMCR R/W	0x020											SFE	MFE				LPBK
												J. L					
I2CSOAR R/W	0x000													OAR			
I2CSCSR	0x004																

	a	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Offset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RO															FBR	TREQ	RREQ
12CSCSR	0x004																
RO	0,004																DA
I2CSDR	0x008																
R/W													DA	λΤΑ			
I2CSIMR R/W	0x00C																IM
I2CSRIS																	
RO	0x010																RIS
12CSMIS	0.014																
RO	0x014																MIS
12CSICR	0x018																
wo																	IC
Analog Co Base: 0x40		S															
ACMIS																	
R/W1C	0x00														IN2	IN1	IN0
ACRIS	0x04																
RO															IN2	IN1	IN0
ACINTEN R/W	0x08																
															IN2	IN1	IN0
ACREFCTL R/W	0x10							EN	RNG						VR	REF	
ACSTAT0																	
RO	0x20															OVAL	
ACSTAT1	0x40																
RO	JA40															OVAL	
ACSTAT2	0x60																
RO																OVAL	
ACCTL0 R/W	0x24						ΔΟΙ	RCP					ISLVAL	10	EN	CINV	
ACCTL1							٨٥١						IOLVAL	10		CINV	
R/W	0x44						ASI	RCP					ISLVAL	IS	EN	CINV	
ACCTL2																	
R/W	0x64						ASI	RCP					ISLVAL	IS	EN	CINV	
Pulse Wid		tor (PWM	)														
Base: 0x40	UU2.8000																

		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Offset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PWMCTL																	
R/W	0x000														Global Sym2	Obbal Sync1	Global Bynd0
PWMSYNC	0x004																
R/W	UXUU4														Sync2	Sync1	Sync0
PWWENABLE	0x008																
R/W												PWM5En	PWM4En	PWM3En	PWM2En	PWM1En	PWM0En
PWMMERT	0x00C																
<b>R/W</b> U.com												PWM5lnv	PWM4lnv	PWM3lnv	PWM2lnv	PWM1lnv	PWM0lnv
PWMFAULT R/W	0x010											- u-	- "	- "	F 110	- "	- HO
												Fault5	Fault4	Fault3	Fault2	Fault1	Fault0
PWMINTEN R/W	0x014														IntD\A/\A2	IntPWM1	IntFault IntPWM0
															II IU- VVIVIZ	II IU-VVIVI I	IntFault
PWMRIS RO	0x018														IntPWM2	IntPWM1	IntPWM0
PWMISC																	IntFault
R/W1C	0x01C														IntPWM2	IntPWM1	IntPWM0
PWMSTATUS																	
RO	0x020																Fault
PWM0CTL																	
R/W	0x040											CmpBUpd	CmpAUpd	LoadUpd	Debug	Mode	Enable
PWM1CTL	0x080																
R/W	0,000											CmpBUpd	CmpAUpd	LoadUpd	Debug	Mode	Enable
PWM2CTL	0x0C0																
R/W												CmpBUpd	CmpAUpd	LoadUpd	Debug	Mode	Enable
PWMONTEN	0x044																
R/W												IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
PWMINTEN R/W	0x084											InfO	lo(OverD):	InfO A.D.	InfOne All		InfOnt7-
												nic npsD	nicinpsu	INCIDAD	inicinpau	IntCntLoad	ii iiCiTiZefO
PWW2NTEN R/W	0x0C4											IntCmnRD	IntCmnRLI	IntCmnAD	IntCmnAl I	IntCntLoad	IntCnt7en
PWM0RIS													3.0.1920		3.0.70	3.10.110.00	NEOIO
RO	0x048											IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
PWM1RIS																	
RO	0x088											IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
PWM2RIS																	
RO	0x0C8											IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero

www.DataShoot

Name	Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
rumo	Cilidat	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0x04C																
	PWM1																
	Interrupt																
	Status																
	and																
	Clear																
	(PWMISC),																
PWM0ISC	offset																
R/W1C	0x08C											IntCmnRD	IntCmnRI I	IntCmpAD	IntCmn∆l I	IntCatLoad	IntCnt7em
	PWM2											шопрос	пкапрьо	попръ	попра	II IO ILOCA	II ILOI IIZZIO
	Interrupt																
	Status																
	and Clear																
	(PWMZISC),																
	offset																
	0x0CC																
PWM0LOAD R/W	0x050								Lo	ad							
									LU	au							
PWMILOAD	0x090																
R/W									Lo	ad							
PWW2LOAD																	
R/W	0x0D0								Lo	ad							
PWWDCCUNT																	
RO	0x054								Co	unt							
					$\rightarrow$												
PWMCOUNT	0x094																
RO									Со	unt							
PWWZCOUNT																	
RO	0x0D4								Co	unt							
PWM0CWPA R/W	0x058																
R/VV									Con	npA							
PWMICMPA	0000																
R/W	0x098								Con	npA							
PWM2CMPA	0x0D8																
R/W									Con	npA							
PWM0CMPB	00=5																
R/W	0x05C		1				1		Con	npB				1		1	1
DAAW~																	
PWMCMPB	0x09C																
R/W			ı	, ,		ı	ı		Con	npB	ı	ı			ı	1	1
PWW2CWPB	0000																
R/W	0x0DC		1			1	1	1	Con	npB	1	1	1	-	1	1	1
										•							

RO	-															Direction	Error
QEISTAT	0x004																
QEICTL R/W	0x000				STALLEN	INVI	INVB	INVA		VelDiv		VelEn	ResMode	CapMode	SigMode	Swap	Enable
Base: 0x40	002.C000																
Quadratur	e Encode	Interface	e (QEI)	1													
r/w	0x0F0										Fall	Delay					
											Fall	Delay					
PWMIDEFALL R/W	0x0B0										F-"	Delevi					
R/W											Fall	Delay					
PWWDBFALL	0x070																
R/W	0x0EC										Rise	Delay					
PWWZDERSE						7						-					
PWMIDBRISE R/W	0x0AC										Rise	Delay					
R/W									1		Rise	Delay					
PWMODERSE	0x06C																
R/W	0x0E8																Enable
R/W PWW2DBCTL																	Enable
PWMIDBCTL	0x0A8																
R/W	0x068																Enable
R/W						ActCr	mpBD	ActCn	npBU	ActCr	mpAD	ActC	mpAU	Actl	Load	Actz	Zero
PWM2GENB	0x0E4																
R/W	0x0A4					ActCr	mpBD	ActCn	npBU	ActCr	mpAD	ActC	mpAU	Actl	_oad	Actz	Zero
R/W L.com PWMIGENB						ActCr	mpBD	ActCn	npBU	ActCr	mpAD	ActC	mpAU	Actl	oad	Actz	Zero
PWM0GENB	0x064																
PWM2GENA R/W	0x0E0					ActCr	mpBD	ActCn	npBU	ActCr	mpAD	ActC	mpAU	Actl	_oad	Actz	Zero
R/W	0x0A0					ActCr	mpBD	ActCn	npBU	ActCr	mpAD	ActC	mpAU	Actl	_oad	Actz	Zero
PWMIGENA						Actor	Прво	Acton	прво	Actor	ПРАВ	Actor	ПРАО	Acti	Loau	ACIZ	2610
PWM0GENA R/W	0x060					A at C	mpBD	ActCn	an DI I	AntCo	npAD	A at C	mpAU	Anti	_oad	Λ a4*	Zero
vaille	Oliset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

470

Name O		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Offset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R/W	-								Pos	ition							
QEIWAXPOS	0x00C								Max	Pos							
R/W									Max	Pos							
QEILOAD	0x010		Load														
R/W			Load														
QEITIME	0x014								Ti	me							
RO	0.014								Ti	me							
QEICOUNT	0x018								Co	unt							
RO	UNUTU								Co	unt							
QEISPEED	0x01C								Sp	eed							
RO	UXUTO								Sp	eed							
QEIINTEN	0x020																
R/W	0x020													IntError	IntDir	IntTimer	IntIndex
QEIRIS	0x024																
RO	UXU24													IntError	IntDir	IntTimer	IntIndex
QEIISC	0020																
R/W1C	0x028													IntError	IntDir	IntTimer	IntIndex

ww.DataSheet4