

Stellaris[®] LM3S300 Microcontroller

DATA SHEET

Copyright © 2007-2014 Texas Instruments Incorporated

DS-LM3S300-. SPMS0641

Copyright

Copyright © 2007-2014 Texas Instruments Incorporated All rights reserved. Stellaris and StellarisWare[®] are registered trademarks of Texas Instruments Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

A Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Texas Instruments Incorporated 108 Wild Basin, Suite 350 Austin, TX 78746 http://www.ti.com/stellaris http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm





Table of Contents

Revision His	story	19
About This I	Document	23
Audience		23
About This Ma	anual	23
Related Docui	ments	23
Documentatio	n Conventions	24
1	Architectural Overview	
1.1	Product Features	26
1.2	Target Applications	
1.3	High-Level Block Diagram	32
1.4	Functional Overview	
1.4.1	ARM Cortex™-M3	
1.4.2	Motor Control Peripherals	35
1.4.3	Analog Peripherals	35
1.4.4	Serial Communications Peripherals	35
1.4.5	System Peripherals	37
1.4.6	Memory Peripherals	37
1.4.7	Additional Features	38
1.4.8	Hardware Details	38
2	The Cortex-M3 Processor	40
2.1	Block Diagram	41
2.2	Overview	42
2.2.1	System-Level Interface	
2.2.2	Integrated Configurable Debug	42
2.2.3	Trace Port Interface Unit (TPIU)	43
2.2.4	Cortex-M3 System Component Details	43
2.3	Programming Model	44
2.3.1	Processor Mode and Privilege Levels for Software Execution	44
2.3.2	Stacks	44
2.3.3	Register Map	45
2.3.4	Register Descriptions	46
2.3.5	Exceptions and Interrupts	59
2.3.6	Data Types	59
2.4	Memory Model	59
2.4.1	Memory Regions, Types and Attributes	60
2.4.2	Memory System Ordering of Memory Accesses	61
2.4.3	Behavior of Memory Accesses	
2.4.4	Software Ordering of Memory Accesses	62
2.4.5	Bit-Banding	
2.4.6	Data Storage	
2.4.7	Synchronization Primitives	
2.5	Exception Model	
2.5.1	Exception States	
2.5.2	Exception Types	
2.5.3	Exception Handlers	

0 5 4		- 4
2.5.4	Vector Table	
2.5.5	Exception Priorities	
2.5.6	Interrupt Priority Grouping	72
2.5.7	Exception Entry and Return	72
2.6	Fault Handling	74
2.6.1	Fault Types	
2.6.2	Fault Escalation and Hard Faults	
2.6.3	Fault Status Registers and Fault Address Registers	
2.6.4	Lockup	
2.7	Power Management	
2.7.1	Entering Sleep Modes	
2.7.2	Wake Up from Sleep Mode	77
2.8	Instruction Set Summary	78
3	Cortex-M3 Peripherals	82
3.1	Functional Description	
3.1.1	System Timer (SysTick)	
3.1.2	Nested Vectored Interrupt Controller (NVIC)	
3.1.3	System Control Block (SCB)	
3.1.4	Memory Protection Unit (MPU)	85
3.2	Register Map	90
3.3	System Timer (SysTick) Register Descriptions	91
3.4	NVIC Register Descriptions	95
3.5	System Control Block (SCB) Register Descriptions	
3.6	Memory Protection Unit (MPU) Register Descriptions	
0.0		
4	JTAG Interface	
4.1	Block Diagram	141
-		141
4.1	Block Diagram	141 141
4.1 4.2	Block Diagram Signal Description	141 141 142
4.1 4.2 4.3	Block Diagram Signal Description Functional Description	141 141 142 142
4.1 4.2 4.3 4.3.1 4.3.2	Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller	141 141 142 142 143
4.1 4.2 4.3 4.3.1 4.3.2 4.3.3	Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers	141 141 142 142 143 144
4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.3	Block Diagram	141 141 142 142 143 144 144
4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4	Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration	141 141 142 142 143 144 144 146
4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5	Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration Register Descriptions	141 141 142 142 143 144 144 146 146
4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1	Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration Register Descriptions Instruction Register (IR)	141 141 142 142 143 143 144 144 146 146 146
4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5	Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration Register Descriptions	141 141 142 142 143 143 144 144 146 146 146
4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1	Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration Register Descriptions Instruction Register (IR)	141 141 142 142 143 144 144 146 146 146 148
4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2	Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration Register Descriptions Instruction Register (IR) Data Registers	141 141 142 142 143 144 144 146 146 148 148 145
4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3 4.3.4 4.5 4.5.1 4.5.2 5 5.1	Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration Register Descriptions Instruction Register (IR) Data Registers Signal Description	141 141 142 142 143 143 144 144 146 146 146 148 150
4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3 4.3.4 4.4 4.5 4.5.1 4.5.2 5 5.1 5.2	Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration Register Descriptions Instruction Register (IR) Data Registers Signal Description Functional Description	141 141 142 142 143 143 144 144 146 146 146 148 150 150
4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3.4 4.4 4.5 4.5.1 4.5.2 5 5.1 5.2 5.2,1	Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration Register Descriptions Instruction Register (IR) Data Registers System Control Signal Description Functional Description Device Identification	141 141 142 142 143 144 144 146 146 146 146 146 148 150 150 150
4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3 4.3.4 4.4 4.5 4.5.1 4.5.2 5 5.1 5.2 5.2.1 5.2.1 5.2.2	Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration Register Descriptions Instruction Register (IR) Data Registers Signal Description Functional Description Functional Description Register Control	141 141 142 142 143 144 144 146 146 146 146 146 146 150 150 150 150
4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3 4.3.4 4.5 4.5.1 4.5.2 5 5.1 5.2 5.2.1 5.2.2 5.2.1 5.2.2 5.2.3	Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration Register Descriptions Instruction Register (IR) Data Registers System Control Signal Description Functional Description Powice Identification Reset Control Power Control	141 141 142 142 143 143 144 144 146 146 146 146 146 146 150 150 150 150 155
4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.3 4.3.4 4.5 4.5.1 4.5.2 5 5.1 5.2 5.2.1 5.2.2 5.2.1 5.2.2 5.2.3 5.2.4	Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration Register Descriptions Instruction Register (IR) Data Registers Signal Description Functional Description Signal Description Functional Description Powice Identification Reset Control Power Control Clock Control	141 141 142 142 143 144 144 146 146 146 146 146 148 150 150 155 155
4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 5 5.1 5.2 5.2.1 5.2.2 5.2.1 5.2.2 5.2.3 5.2.4 5.2.5	Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration Register Descriptions Instruction Register (IR) Data Registers System Control Signal Description Functional Description Pevice Identification Reset Control Power Control Clock Control System Control	141 141 142 142 143 144 144 146 146 146 146 146 146 146 150 150 155 155 158
4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 5 5.1 5.2 5.2.1 5.2.2 5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 5.3	Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration Register Descriptions Instruction Register (IR) Data Registers System Control Functional Description Pevice Identification Reset Control Power Control Clock Control System Control Initialization and Configuration	141 141 142 142 143 144 144 146 146 146 146 146 146 146 150 150 150 155 155 158 159
4.1 4.2 4.3 4.3.1 4.3.2 4.3.3 4.3.4 4.4 4.5 4.5.1 4.5.2 5 5.1 5.2 5.2.1 5.2.2 5.2.1 5.2.2 5.2.3 5.2.4 5.2.5	Block Diagram Signal Description Functional Description JTAG Interface Pins JTAG TAP Controller Shift Registers Operational Considerations Initialization and Configuration Register Descriptions Instruction Register (IR) Data Registers System Control Signal Description Functional Description Pevice Identification Reset Control Power Control Clock Control System Control	141 141 142 142 143 144 144 146 146 146 146 146 146 146 150 150 150 155 155 155 159 160

6	Internal Memory	205
6.1	Block Diagram	205
6.2	Functional Description	205
6.2.1	SRAM Memory	. 205
6.2.2	Flash Memory	206
6.3	Flash Memory Initialization and Configuration	. 209
6.3.1	Changing Flash Protection Bits	. 209
6.3.2	Flash Programming	210
6.4	Register Map	211
6.5	Flash Register Descriptions (Flash Control Offset)	. 211
6.6	Flash Register Descriptions (System Control Offset)	. 219
7	General-Purpose Input/Outputs (GPIOs)	223
7.1	Signal Description	
7.2	Functional Description	
7.2.1	Data Control	227
7.2.2	Interrupt Control	228
7.2.3	Mode Control	
7.2.4	Pad Control	
7.2.5	Identification	228
7.3	Initialization and Configuration	228
7.4	Register Map	
7.5	Register Descriptions	231
8	General-Purpose Timers	263
8.1	Block Diagram	
8.2	Signal Description	
8.3	Functional Description	
8.3.1	GPTM Reset Conditions	
8.3.2	32-Bit Timer Operating Modes	. 265
8.3.3	16-Bit Timer Operating Modes	. 266
8.4	Initialization and Configuration	270
8.4.1	32-Bit One-Shot/Periodic Timer Mode	. 270
8.4.2	32-Bit Real-Time Clock (RTC) Mode	. 271
8.4.3	16-Bit One-Shot/Periodic Timer Mode	. 271
8.4.4	16-Bit Input Edge Count Mode	. 272
8.4.5	16-Bit Input Edge Timing Mode	. 272
8.4.6	16-Bit PWM Mode	. 273
8.5	Register Map	273
8.6	Register Descriptions	274
9	Watchdog Timer	299
9.1	Block Diagram	300
9.2	Functional Description	
9.3	Initialization and Configuration	
9.4	Register Map	
9.5		
0.0	Register Descriptions	
		302
10 10.1	Universal Asynchronous Receivers/Transmitters (UARTs)	302 323
10		302 323 324

10.3	Functional Description	325
10.3.1	Transmit/Receive Logic	325
10.3.2	Baud-Rate Generation	
10.3.3	Data Transmission	
10.3.4	FIFO Operation	
10.3.5	Interrupts	
10.3.6	Loopback Operation	
10.4	Initialization and Configuration	
10.5 10.6	Register Map Register Descriptions	
11 11.1	Synchronous Serial Interface (SSI) Block Diagram	
11.1	Signal Description	
11.2	Functional Description	
11.3.1	Bit Rate Generation	
11.3.2	FIFO Operation	
11.3.3	Interrupts	
11.3.4	Frame Formats	
11.4	Initialization and Configuration	
11.5	Register Map	
11.6	Register Descriptions	375
12	Inter-Integrated Circuit (I ² C) Interface	401
12.1	Block Diagram	
12.2	Signal Description	402
12.3	Functional Description	402
12.3.1	I ² C Bus Functional Overview	403
12.3.2	Available Speed Modes	405
12.3.3	Interrupts	
12.3.4	Loopback Operation	
12.3.5	Command Sequence Flow Charts	
12.4	Initialization and Configuration	
12.5	Register Map	
12.6	Register Descriptions (I ² C Master) Register Descriptions (I ² C Slave)	
12.7		
13	Analog Comparators	
13.1	Block Diagram	
13.2 13.3	Signal Description	
13.3.1	Functional Description Internal Reference Programming	
13.3.1	Initialization and Configuration	
13.4	Register Map	
13.6	Register Descriptions	
14	Pin Diagram	
15 15.1	Signal Tables	
15.1 15.2	Signals by Pin Number Signals by Signal Name	
15.2 15.3	Signals by Function, Except for GPIO	
15.5		400

15.4	GPIO Pins and Alternate Functions	457
15.5	Connections for Unused Signals	458
16	Operating Characteristics	459
17	Electrical Characteristics	460
17.1	DC Characteristics	
17.1.1	Maximum Ratings	
17.1.2	Recommended DC Operating Conditions	
17.1.3	On-Chip Low Drop-Out (LDO) Regulator Characteristics	
17.1.4	GPIO Module Characteristics	
17.1.5	Power Specifications	
17.1.6	Flash Memory Characteristics	
17.2	AC Characteristics	462
17.2.1	Load Conditions	462
17.2.2	Clocks	463
17.2.3	JTAG and Boundary Scan	463
17.2.4	Reset	465
17.2.5	Sleep Modes	467
17.2.6	General-Purpose I/O (GPIO)	467
17.2.7	Synchronous Serial Interface (SSI)	468
17.2.8	Inter-Integrated Circuit (I ² C) Interface	469
17.2.9	Analog Comparator	470
Α	Serial Flash Loader	471
A.1	Serial Flash Loader	471
A.2	Interfaces	471
A.2.1	UART	471
A.2.2	SSI	471
A.3	Packet Handling	472
A.3.1	Packet Format	472
A.3.2	Sending Packets	472
A.3.3	Receiving Packets	472
A.4	Commands	473
A.4.1	COMMAND_PING (0X20)	473
A.4.2	COMMAND_GET_STATUS (0x23)	473
A.4.3	COMMAND_DOWNLOAD (0x21)	473
A.4.4	COMMAND_SEND_DATA (0x24)	474
A.4.5	COMMAND_RUN (0x22)	
A.4.6	COMMAND_RESET (0x25)	474
В	Register Quick Reference	476
С	Ordering and Contact Information	492
C.1	Ordering Information	492
C.2	Part Markings	
C.3	Kits	
C.4	Support Information	
D	Package Information	
D.1	48-Pin LQFP Package	
D.1.1	Package Dimensions	
D.1.2	Tray Dimensions	496

D.1.3	Tape and Reel Dimensions	 498
D.1.5	Tape and Reel Dimensions	 -30

List of Figures

Figure 1-1.	Stellaris LM3S300 Microcontroller High-Level Block Diagram	33
Figure 2-1.	CPU Block Diagram	42
Figure 2-2.	TPIU Block Diagram	43
Figure 2-3.	Cortex-M3 Register Set	45
Figure 2-4.	Bit-Band Mapping	65
Figure 2-5.	Data Storage	66
Figure 2-6.	Vector Table	71
Figure 2-7.	Exception Stack Frame	73
Figure 3-1.	SRD Use Example	88
Figure 4-1.	JTAG Module Block Diagram	141
Figure 4-2.	Test Access Port State Machine	144
Figure 4-3.	IDCODE Register Format	148
Figure 4-4.	BYPASS Register Format	149
Figure 4-5.	Boundary Scan Register Format	149
Figure 5-1.	Basic RST Configuration	152
Figure 5-2.	External Circuitry to Extend Power-On Reset	152
Figure 5-3.	Reset Circuit Controlled by Switch	153
Figure 5-4.	Main Clock Tree	156
Figure 6-1.	Flash Block Diagram	205
Figure 7-1.	GPIO Port Block Diagram	226
Figure 7-2.	GPIODATA Write Example	227
Figure 7-3.	GPIODATA Read Example	227
Figure 8-1.	GPTM Module Block Diagram	264
Figure 8-2.	16-Bit Input Edge Count Mode Example	268
Figure 8-3.	16-Bit Input Edge Time Mode Example	269
Figure 8-4.	16-Bit PWM Mode Example	270
Figure 9-1.	WDT Module Block Diagram	300
Figure 10-1.	UART Module Block Diagram	324
Figure 10-2.	UART Character Frame	325
Figure 11-1.	SSI Module Block Diagram	363
Figure 11-2.	TI Synchronous Serial Frame Format (Single Transfer)	366
Figure 11-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	367
Figure 11-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	367
Figure 11-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	368
Figure 11-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	369
Figure 11-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	369
Figure 11-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	370
Figure 11-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	371
Figure 11-10.	MICROWIRE Frame Format (Single Frame)	371
Figure 11-11.	MICROWIRE Frame Format (Continuous Transfer)	372
Figure 11-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	373
Figure 12-1.	I ² C Block Diagram	402
Figure 12-2.	I ² C Bus Configuration	403
Figure 12-3.	START and STOP Conditions	403
Figure 12-4.	Complete Data Transfer with a 7-Bit Address	
Figure 12-5.	R/S Bit in First Byte	404

Figure 12-6.	Data Validity During Bit Transfer on the I ² C Bus	404
Figure 12-7.	Master Single SEND	407
Figure 12-8.	Master Single RECEIVE	408
Figure 12-9.	Master Burst SEND	409
Figure 12-10.	Master Burst RECEIVE	410
Figure 12-11.	Master Burst RECEIVE after Burst SEND	411
	Master Burst SEND after Burst RECEIVE	
Figure 12-13.	Slave Command Sequence	413
Figure 13-1.	Analog Comparator Module Block Diagram	438
Figure 13-2.	Structure of Comparator Unit	
Figure 13-3.	Comparator Internal Reference Structure	441
Figure 14-1.	48-Pin QFP Package Pin Diagram	450
Figure 17-1.	Load Conditions	463
Figure 17-2.	JTAG Test Clock Input Timing	
Figure 17-3.	JTAG Test Access Port (TAP) Timing	464
Figure 17-4.	JTAG TRST Timing	465
Figure 17-5.	External Reset Timing (RST)	
Figure 17-6.	Power-On Reset Timing	466
Figure 17-7.	Brown-Out Reset Timing	466
Figure 17-8.	Software Reset Timing	466
Figure 17-9.	Watchdog Reset Timing	467
Figure 17-10.	LDO Reset Timing	467
Figure 17-11.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing	
	Measurement	
Figure 17-12.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	469
Figure 17-13.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	469
Figure 17-14.	I ² C Timing	470
Figure D-1.	Stellaris LM3S300 48-Pin LQFP Package	494
Figure D-2.	48-Pin LQFP Tray Dimensions	496
Figure D-3.	48-Pin LQFP Tape and Reel Dimensions	498

List of Tables

Table 1.	Revision History	19
Table 2.	Documentation Conventions	24
Table 2-1.	Summary of Processor Mode, Privilege Level, and Stack Use	45
Table 2-2.	Processor Register Map	46
Table 2-3.	PSR Register Combinations	51
Table 2-4.	Memory Map	59
Table 2-5.	Memory Access Behavior	61
Table 2-6.	SRAM Memory Bit-Banding Regions	63
Table 2-7.	Peripheral Memory Bit-Banding Regions	63
Table 2-8.	Exception Types	69
Table 2-9.	Interrupts	
Table 2-10.	Exception Return Behavior	74
Table 2-11.	Faults	75
Table 2-12.	Fault Status and Fault Address Registers	
Table 2-13.	Cortex-M3 Instruction Summary	
Table 3-1.	Core Peripheral Register Regions	82
Table 3-2.	Memory Attributes Summary	85
Table 3-3.	TEX, S, C, and B Bit Field Encoding	88
Table 3-4.	Cache Policy for Memory Attribute Encoding	89
Table 3-5.	AP Bit Field Encoding	89
Table 3-6.	Memory Region Attributes for Stellaris Microcontrollers	89
Table 3-7.	Peripherals Register Map	90
Table 3-8.	Interrupt Priority Levels	109
Table 3-9.	Example SIZE Field Values	137
Table 4-1.	JTAG_SWD_SWO Signals (48QFP)	141
Table 4-2.	JTAG Port Pins Reset State	142
Table 4-3.	JTAG Instruction Register Commands	146
Table 5-1.	System Control & Clocks Signals (48QFP)	150
Table 5-2.	Reset Sources	151
Table 5-3.	Clock Source Options	155
Table 5-4.	Possible System Clock Frequencies Using the SYSDIV Field	156
Table 5-5.	System Control Register Map	160
Table 5-6.	PLL Mode Control	172
Table 6-1.	Flash Protection Policy Combinations	206
Table 6-2.	Flash Register Map	211
Table 7-1.	GPIO Pins With Non-Zero Reset Values	224
Table 7-2.	GPIO Pins and Alternate Functions (48QFP)	224
Table 7-3.	GPIO Signals (48QFP)	225
Table 7-4.	GPIO Pad Configuration Examples	229
Table 7-5.	GPIO Interrupt Configuration Example	229
Table 7-6.	GPIO Register Map	230
Table 8-1.	Available CCP Pins	264
Table 8-2.	General-Purpose Timers Signals (48QFP)	264
Table 8-3.	16-Bit Timer With Prescaler Configurations	267
Table 8-4.	Timers Register Map	273
Table 9-1.	Watchdog Timer Register Map	301

Table 10-1.	UART Signals (48QFP)	. 324
Table 10-2.	UART Register Map	
Table 11-1.	SSI Signals (48QFP)	. 364
Table 11-2.	SSI Register Map	. 374
Table 12-1.	I2C Signals (48QFP)	. 402
Table 12-2.	Examples of I ² C Master Timer Period versus Speed Mode	. 405
Table 12-3.	Inter-Integrated Circuit (I ² C) Interface Register Map	. 414
Table 12-4.	Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)	. 419
Table 13-1.	Analog Comparators Signals (48QFP)	. 438
Table 13-2.	Comparator 0 Operating Modes	. 440
Table 13-3.	Comparator 1 Operating Modes	. 440
Table 13-4.	Comparator 2 Operating Modes	. 440
Table 13-5.	Internal Reference Voltage and ACREFCTL Field Values	
Table 13-6.	Analog Comparators Register Map	. 442
Table 15-1.	Signals by Pin Number	
Table 15-2.	Signals by Signal Name	. 453
Table 15-3.	Signals by Function, Except for GPIO	. 455
Table 15-4.	GPIO Pins and Alternate Functions	. 457
Table 15-5.	Connections for Unused Signals	. 458
Table 16-1.	Temperature Characteristics	. 459
Table 16-2.	Thermal Characteristics	. 459
Table 16-3.	ESD Absolute Maximum Ratings	. 459
Table 17-1.	Maximum Ratings	. 460
Table 17-2.	Recommended DC Operating Conditions	. 460
Table 17-3.	LDO Regulator Characteristics	. 461
Table 17-4.	GPIO Module DC Characteristics	. 461
Table 17-5.	Detailed Power Specifications	. 462
Table 17-6.	Flash Memory Characteristics	. 462
Table 17-7.	Phase Locked Loop (PLL) Characteristics	. 463
Table 17-8.	Clock Characteristics	. 463
Table 17-9.	JTAG Characteristics	. 463
Table 17-10.	Reset Characteristics	. 465
Table 17-11.	Sleep Modes AC Characteristics	
Table 17-12.	GPIO Characteristics	
Table 17-13.	SSI Characteristics	. 468
Table 17-14.	I ² C Characteristics	. 469
Table 17-15.	Analog Comparator Characteristics	. 470
Table 17-16.	Analog Comparator Voltage Reference Characteristics	. 470

List of Registers

The Cortex-	M3 Processor	40
Register 1:	Cortex General-Purpose Register 0 (R0)	47
Register 2:	Cortex General-Purpose Register 1 (R1)	47
Register 3:	Cortex General-Purpose Register 2 (R2)	47
Register 4:	Cortex General-Purpose Register 3 (R3)	47
Register 5:	Cortex General-Purpose Register 4 (R4)	47
Register 6:	Cortex General-Purpose Register 5 (R5)	47
Register 7:	Cortex General-Purpose Register 6 (R6)	
Register 8:	Cortex General-Purpose Register 7 (R7)	47
Register 9:	Cortex General-Purpose Register 8 (R8)	
Register 10:	Cortex General-Purpose Register 9 (R9)	
Register 11:	Cortex General-Purpose Register 10 (R10)	47
Register 12:	Cortex General-Purpose Register 11 (R11)	47
Register 13:	Cortex General-Purpose Register 12 (R12)	47
Register 14:	Stack Pointer (SP)	
Register 15:	Link Register (LR)	
Register 16:	Program Counter (PC)	
Register 17:	Program Status Register (PSR)	
Register 18:	Priority Mask Register (PRIMASK)	55
Register 19:	Fault Mask Register (FAULTMASK)	
Register 20:	Base Priority Mask Register (BASEPRI)	
Register 21:	Control Register (CONTROL)	58
• · · · •		~~
Cortex-M3 F	Peripherals	
Cortex-M3 F Register 1:	SysTick Control and Status Register (STCTRL), offset 0x010	92
	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014	92 94
Register 1: Register 2: Register 3:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018	92 94 95
Register 1: Register 2:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100	92 94 95 96
Register 1: Register 2: Register 3:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180	92 94 95 96 97
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6:	SysTick Control and Status Register (STCTRL), offset 0x010	92 94 95 96 97 98
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7:	SysTick Control and Status Register (STCTRL), offset 0x010	92 94 95 96 97 98 99
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300	92 94 95 96 97 98 99 . 100
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9:	SysTick Control and Status Register (STCTRL), offset 0x010	92 94 95 96 97 98 99 . 100 . 101
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404	92 94 95 96 97 98 99 . 100 . 101 . 101
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408	92 94 95 96 97 98 99 . 100 . 101 . 101 . 101
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 8: Register 9: Register 10: Register 11: Register 12:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x40C	92 94 95 95 97 97 98 99 . 100 . 101 . 101 . 101 . 101
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x400 Interrupt 16-19 Priority (PRI4), offset 0x410	92 94 95 95 97 98 99 . 100 . 101 . 101 . 101 . 101 . 101
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x400 Interrupt 16-19 Priority (PRI4), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x414	92 94 95 96 97 98 99 . 100 . 101 . 101 . 101 . 101 . 101 . 101
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x406 Interrupt 16-19 Priority (PRI4), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x418	92 94 95 96 97 98 99 . 100 . 101 . 101 . 101 . 101 . 101 . 101 . 101 . 101
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x408 Interrupt 16-19 Priority (PRI4), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x414 Interrupt 24-27 Priority (PRI6), offset 0x418 Interrupt 28-29 Priority (PRI7), offset 0x41C	92 94 95 95 97 98 99 . 100 . 101 . 101 . 101 . 101 . 101 . 101 . 101 . 101 . 101
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16: Register 17:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI2), offset 0x408 Interrupt 16-19 Priority (PRI3), offset 0x400 Interrupt 20-23 Priority (PRI4), offset 0x410 Interrupt 24-27 Priority (PRI5), offset 0x418 Interrupt 24-27 Priority (PRI6), offset 0x418 Interrupt 28-29 Priority (PRI7), offset 0x41C Software Trigger Interrupt (SWTRIG), offset 0xF00	92 94 95 95 97 98 99 . 100 . 101 . 101
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x200 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x408 Interrupt 16-19 Priority (PRI3), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x414 Interrupt 24-27 Priority (PRI6), offset 0x418 Interrupt 28-29 Priority (PRI7), offset 0x41C Software Trigger Interrupt (SWTRIG), offset 0xF00 CPU ID Base (CPUID), offset 0xD00	92 94 95 96 97 98 99 . 100 . 101 . 101 . 101 . 101 . 101 . 101 . 101 . 101 . 101 . 103 . 104
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18: Register 19:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI2), offset 0x408 Interrupt 16-19 Priority (PRI3), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x414 Interrupt 24-27 Priority (PRI6), offset 0x418 Interrupt 28-29 Priority (PRI7), offset 0x41C Software Trigger Interrupt (SWTRIG), offset 0xF00 CPU ID Base (CPUID), offset 0xD00 Interrupt Control and State (INTCTRL), offset 0xD04	92 94 95 96 97 98 99 . 100 . 101 . 103 . 104 . 105
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 10: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18: Register 19: Register 19:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 4-7 Priority (PRI0), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI3), offset 0x408 Interrupt 16-19 Priority (PRI3), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x414 Interrupt 24-27 Priority (PRI6), offset 0x418 Interrupt 28-29 Priority (PRI7), offset 0x41C Software Trigger Interrupt (SWTRIG), offset 0x400 Interrupt Control and State (INTCTRL), offset 0xD04 Vector Table Offset (VTABLE), offset 0xD08	92 94 95 96 97 98 99 . 100 . 101 . 103 . 104 . 105 . 108
Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18: Register 19:	SysTick Control and Status Register (STCTRL), offset 0x010 SysTick Reload Value Register (STRELOAD), offset 0x014 SysTick Current Value Register (STCURRENT), offset 0x018 Interrupt 0-29 Set Enable (EN0), offset 0x100 Interrupt 0-29 Clear Enable (DIS0), offset 0x180 Interrupt 0-29 Set Pending (PEND0), offset 0x200 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280 Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300 Interrupt 0-3 Priority (PRI0), offset 0x400 Interrupt 4-7 Priority (PRI1), offset 0x404 Interrupt 8-11 Priority (PRI2), offset 0x408 Interrupt 12-15 Priority (PRI2), offset 0x408 Interrupt 16-19 Priority (PRI3), offset 0x410 Interrupt 20-23 Priority (PRI5), offset 0x414 Interrupt 24-27 Priority (PRI6), offset 0x418 Interrupt 28-29 Priority (PRI7), offset 0x41C Software Trigger Interrupt (SWTRIG), offset 0xF00 CPU ID Base (CPUID), offset 0xD00 Interrupt Control and State (INTCTRL), offset 0xD04	92 94 95 95 97 98 99 . 100 . 101 . 103 . 104 . 105 . 108 . 109

Register 23:	Configuration and Control (CFGCTRL), offset 0xD14	113
Register 24:	System Handler Priority 1 (SYSPRI1), offset 0xD18	
Register 25:	System Handler Priority 2 (SYSPRI2), offset 0xD1C	116
Register 26:	System Handler Priority 3 (SYSPRI3), offset 0xD20	117
Register 27:	System Handler Control and State (SYSHNDCTRL), offset 0xD24	118
Register 28:	Configurable Fault Status (FAULTSTAT), offset 0xD28	122
Register 29:	Hard Fault Status (HFAULTSTAT), offset 0xD2C	128
Register 30:	Memory Management Fault Address (MMADDR), offset 0xD34	129
Register 31:	Bus Fault Address (FAULTADDR), offset 0xD38	130
Register 32:	MPU Type (MPUTYPE), offset 0xD90	131
Register 33:	MPU Control (MPUCTRL), offset 0xD94	132
Register 34:	MPU Region Number (MPUNUMBER), offset 0xD98	134
Register 35:	MPU Region Base Address (MPUBASE), offset 0xD9C	135
Register 36:	MPU Region Base Address Alias 1 (MPUBASE1), offset 0xDA4	135
Register 37:	MPU Region Base Address Alias 2 (MPUBASE2), offset 0xDAC	135
Register 38:	MPU Region Base Address Alias 3 (MPUBASE3), offset 0xDB4	135
Register 39:	MPU Region Attribute and Size (MPUATTR), offset 0xDA0	137
Register 40:	MPU Region Attribute and Size Alias 1 (MPUATTR1), offset 0xDA8	137
Register 41:	MPU Region Attribute and Size Alias 2 (MPUATTR2), offset 0xDB0	137
Register 42:	MPU Region Attribute and Size Alias 3 (MPUATTR3), offset 0xDB8	137
System Con	ntrol	150
Register 1:	Device Identification 0 (DID0), offset 0x000	
Register 2:	Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030	
Register 3:	LDO Power Control (LDOPCTL), offset 0x034	
Register 4:	Raw Interrupt Status (RIS), offset 0x050	
Register 5:	Interrupt Mask Control (IMC), offset 0x054	
Register 6:	Masked Interrupt Status and Clear (MISC), offset 0x058	
Register 7:	Reset Cause (RESC), offset 0x05C	
Register 8:	Run-Mode Clock Configuration (RCC), offset 0x060	
Register 9:	XTAL to PLL Translation (PLLCFG), offset 0x064	
Register 10:	Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	
Register 11:	Clock Verification Clear (CLKVCLR), offset 0x150	
Register 12:	Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160	
Register 13:	Device Identification 1 (DID1), offset 0x004	
Register 14:	Device Capabilities 0 (DC0), offset 0x008	
Register 15:	Device Capabilities 1 (DC1), offset 0x010	
Register 16:	Device Capabilities 2 (DC2), offset 0x014	
Register 17:	Device Capabilities 3 (DC3), offset 0x018	
Register 18:	Device Capabilities 4 (DC4), offset 0x01C	
Register 19:	Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	
Register 20:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	
Register 21:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	
Register 22:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	
Register 23:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	
Register 24:	Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	
Register 25:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	
Register 26:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	
Register 27:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	

Software Reset Control 0 (SRCR0), offset 0x040	201
Software Reset Control 1 (SRCR1), offset 0x044	202
Software Reset Control 2 (SRCR2), offset 0x048	204
mory	
Flash Memory Address (FMA), offset 0x000	212
Flash Memory Data (FMD), offset 0x004	213
Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	216
Flash Controller Interrupt Mask (FCIM), offset 0x010	217
Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	218
USec Reload (USECRL), offset 0x140	220
Flash Memory Protection Read Enable (FMPRE), offset 0x130	221
Flash Memory Protection Program Enable (FMPPE), offset 0x134	222
rpose Input/Outputs (GPIOs)	223
GPIO Data (GPIODATA), offset 0x000	232
GPIO Direction (GPIODIR), offset 0x400	233
GPIO Interrupt Sense (GPIOIS), offset 0x404	234
GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	235
GPIO Interrupt Event (GPIOIEV), offset 0x40C	236
GPIO Interrupt Mask (GPIOIM), offset 0x410	237
GPIO Raw Interrupt Status (GPIORIS), offset 0x414	238
GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	239
GPIO Interrupt Clear (GPIOICR), offset 0x41C	240
GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	241
GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	243
GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	244
GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	245
GPIO Open Drain Select (GPIOODR), offset 0x50C	246
GPIO Pull-Up Select (GPIOPUR), offset 0x510	247
GPIO Pull-Down Select (GPIOPDR), offset 0x514	248
GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	249
GPIO Digital Enable (GPIODEN), offset 0x51C	250
GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	251
GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	252
GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	254
GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	255
GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	256
GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	258
GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	259
GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	262
rpose Timers	
- · · · · · · · · · · · · · · · · · · ·	
GPTM TimerB Mode (GPTMTBMR), offset 0x008	278
	Flash Memory Address (FMA), offset 0x000

Deviator 4.		000
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	
Register 5:	GPTM Interrupt Mask (GPTMINR), offset 0x018	
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	
Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	297
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	298
Watchdog T	imer	299
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	
Register 3:	Watchdog Control (WDTCTL), offset 0x008	
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	
Register 7:	Watchdog Test (WDTTEST), offset 0x418	
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	
-		
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC	
	synchronous Receivers/Transmitters (UARTs)	
Register 1:	UART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	
Register 5:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	
Register 6:	UART Line Control (UARTLCRH), offset 0x02C	
Register 7:	UART Control (UARTCTL), offset 0x030	
Register 8:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	
Register 9:	UART Interrupt Mask (UARTIM), offset 0x038	
Register 10:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	
Register 11:	UART Masked Interrupt Status (UARTMIS), offset 0x040	348

Register 12:	UART Interrupt Clear (UARTICR), offset 0x044	349
Register 13:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	351
Register 14:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	352
Register 15:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	353
Register 16:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	354
Register 17:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	355
Register 18:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	356
Register 19:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	357
Register 20:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	358
Register 21:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	359
Register 22:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	360
Register 23:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	361
Register 24:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	362
Synchronou	IS Serial Interface (SSI)	363
Register 1:	SSI Control 0 (SSICR0), offset 0x000	
Register 2:	SSI Control 1 (SSICR1), offset 0x004	378
Register 3:	SSI Data (SSIDR), offset 0x008	380
Register 4:	SSI Status (SSISR), offset 0x00C	381
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	383
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	384
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	386
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	387
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	388
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	389
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	390
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	391
Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	393
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	394
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	395
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	396
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	
Register 20:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8	
Register 21:	SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC	400
Inter-Integra	ated Circuit (I ² C) Interface	401
Register 1:	I ² C Master Slave Address (I2CMSA), offset 0x000	416
Register 2:	I ² C Master Control/Status (I2CMCS), offset 0x004	417
Register 3:	I ² C Master Data (I2CMDR), offset 0x008	421
Register 4:	I ² C Master Timer Period (I2CMTPR), offset 0x00C	422
Register 5:	I ² C Master Interrupt Mask (I2CMIMR), offset 0x010	
Register 6:	I ² C Master Raw Interrupt Status (I2CMRIS), offset 0x014	
Register 7:	I ² C Master Masked Interrupt Status (I2CMMIS), offset 0x018	
Register 8:	I ² C Master Interrupt Clear (I2CMICR), offset 0x01C	
Register 9:	I ² C Master Configuration (I2CMCR), offset 0x020	
Register 10:	I ² C Slave Own Address (I2CSOAR), offset 0x800	
Register 11:	I ² C Slave Control/Status (I2CSCSR), offset 0x804	
		.00

Register 12:	I ² C Slave Data (I2CSDR), offset 0x808	432
Register 13:	I ² C Slave Interrupt Mask (I2CSIMR), offset 0x80C	433
Register 14:	I ² C Slave Raw Interrupt Status (I2CSRIS), offset 0x810	434
Register 15:	I ² C Slave Masked Interrupt Status (I2CSMIS), offset 0x814	435
Register 16:	I ² C Slave Interrupt Clear (I2CSICR), offset 0x818	436
Analog Cor	nparators	437
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000	443
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004	444
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x008	445
Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010	446
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x020	447
Register 6:	Analog Comparator Status 1 (ACSTAT1), offset 0x040	447
Register 7:	Analog Comparator Status 2 (ACSTAT2), offset 0x060	447
Register 8:	Analog Comparator Control 0 (ACCTL0), offset 0x024	448
Register 9:	Analog Comparator Control 1 (ACCTL1), offset 0x044	448
Register 10:	Analog Comparator Control 2 (ACCTL2), offset 0x064	448

Revision History

The revision history table notes changes made between the indicated revisions of the LM3S300 data sheet.

Table 1. Revision History

Date	Revision	Description
July 2014		 In Internal Memory chapter, added sections on Execute-Only Protection, Read-Only Protection, and Permanently Disabling Debug. In UART chapter: Clarified that the transmit interrupt is based on a transition through level. Corrected reset for UART Raw Interrupt Status (UARTRIS) register. In Ordering and Contact Information appendix, moved orderable part numbers table to addendum. Additional minor data sheet clarifications and corrections.
June 2012	12739.2515	 In Reset Characteristics table, changed values and units for Internal reset timeout after hardware reset (R7). Removed 48QFN package. Removed extended temperature package. Minor data sheet clarifications and corrections.
November 2011	11107	 Added module-specific pin tables to each chapter in the new Signal Description sections. In Timer chapter, clarified that in 16-Bit Input Edge Time Mode, the timer is capable of capturing three types of events: rising edge, falling edge, or both. In UART chapter, clarified interrupt behavior. In SSI chapter, corrected SSICIk in the figure "Synchronous Serial Frame Format (Single Transfer)". In Signal Tables chapter: Corrected pin numbers in table "Connections for Unused Signals" (other pin tables were correct). In Electrical Characteristics chapter: Added parameter "Input voltage for a GPIO configured as an analog input" to the "Maximum Ratings" table. Corrected Nom values for parameters "TCK clock Low time" and "TCK clock High time" in "JTAG Characteristics" table. Additional minor data sheet clarifications and corrections.

Table 1. Revision History (continued)

Date	Revision	Description
January 2011	9102	 In Application Interrupt and Reset Control (APINT) register, changed bit name from SYSRESETREQ to SYSRESREQ.
		Added DEBUG (Debug Priority) bit field to System Handler Priority 3 (SYSPRI3) register.
		 Added "Reset Sources" table to System Control chapter.
		Removed mention of false-start bit detection in the UART chapter. This feature is not supported.
		 Added note that specific module clocks must be enabled before that module's registers can be programmed. There must be a delay of 3 system clocks after the module clock is enabled before any of that module's registers are accessed.
		Changed I ² C slave register base addresses and offsets to be relative to the I ² C module base address of 0x4002.0000, so register bases and offsets were changed for all I ² C slave registers. Note that the hw_i2c.h file in the StellarisWare [®] Driver Library uses a base address of 0x4002.0800 for the I ² C slave registers. Be aware when using registers with offsets between 0x800 and 0x818 that StellarisWare uses the old slave base address for these offsets.
		 Added specification for maximum input voltage on a non-power pin when the microcontroller is unpowered (V_{NON} parameter in Maximum Ratings table).
		 Additional minor data sheet clarifications and corrections.
September 2010	7783	 Reorganized ARM Cortex-M3 Processor Core, Memory Map and Interrupts chapters, creating two new chapters, The Cortex-M3 Processor and Cortex-M3 Peripherals. Much additional content was added, including all the Cortex-M3 registers.
		 Changed register names to be consistent with StellarisWare names: the Cortex-M3 Interrupt Control and Status (ICSR) register to the Interrupt Control and State (INTCTRL) register, and the Cortex-M3 Interrupt Set Enable (SETNA) register to the Interrupt 0-31 Set Enable (EN0) register.
		 Added clarification of instruction execution during Flash operations.
		 Modified Figure 7-1 on page 226 to clarify operation of the GPIO inputs when used as an alternate function.
		 Added caution not to apply a Low value to PB7 when debugging; a Low value on the pin causes the JTAG controller to be reset, resulting in a loss of JTAG communication.
		 In General-Purpose Timers chapter, clarified operation of the 32-bit RTC mode.
		 Added missing table "Connections for Unused Signals" (Table 15-5 on page 458).
		 In Electrical Characteristics chapter: Added I_{LKG} parameter (GPIO input leakage current) to Table 17-4 on page 461. Corrected values for t_{CLKRF} parameter (SSIC1k rise/fall time) in Table 17-13 on page 468.
		 Added dimensions for Tray and Tape and Reel shipping mediums.
June 2010	7393	Corrected base address for SRAM in architectural overview chapter.
		 Clarified system clock operation, adding content to "Clock Control" on page 155.
		 In Signal Tables chapter, added table "Connections for Unused Signals."
		 In "Reset Characteristics" table, corrected value for supply voltage (VDD) rise time.
		 Additional minor data sheet clarifications and corrections.

Date	Revision	Description
April 2010	7004	 Added caution note to the I²C Master Timer Period (I2CMTPR) register description and changed field width to 7 bits.
		■ Added note about RST signal routing.
		■ Clarified the function of the TnSTALL bit in the GPTMCTL register.
		 Additional minor data sheet clarifications and corrections.
January 2010	6712	In "System Control" section, clarified Debug Access Port operation after Sleep modes.
		Clarified wording on Flash memory access errors.
		Added section on Flash interrupts.
		Clarified operation of SSI transmit FIFO.
		 Made these changes to the Operating Characteristics chapter:
		 Added storage temperature ratings to "Temperature Characteristics" table
		 Added "ESD Absolute Maximum Ratings" table
		 Made these changes to the Electrical Characteristics chapter:
		 In "Flash Memory Characteristics" table, corrected Mass erase time
		 Added sleep and deep-sleep wake-up times ("Sleep Modes AC Characteristics" table)
		 In "Reset Characteristics" table, corrected supply voltage (VDD) rise time
October 2009	6438	The reset value for the DID1 register may change, depending on the package.
		 Deleted reset value for 16-bit mode from GPTMTAILR, GPTMTAMATCHR, and GPTMTAR registers because the module resets in 32-bit mode.
		 Made these changes to the Electrical Characteristics chapter:
		 Removed VSIH and VSIL parameters from Operating Conditions table.
		 Changed SSI set up and hold times to be expressed in system clocks, not ns.
		Added 48QFN package.
		 Additional minor data sheet clarifications and corrections.
July 2009	5953	■ Clarified Power-on reset and RST pin operation; added new diagrams.
		■ Added DBG bits missing from FMPRE register. This changes register reset value.
		 In ADC characteristics table, changed Max value for GAIN parameter from ±1 to ±3 and added E_{IR} (Internal voltage reference error) parameter.
		Corrected ordering numbers.
		 Additional minor data sheet clarifications and corrections.
April 2009	5369	Added JTAG/SWD clarification (see "Communication with JTAG/SWD" on page 145).
		Added "GPIO Module DC Characteristics" table (see Table 17-4 on page 461).
		 Additional minor data sheet clarifications and corrections.

Table 1. Revision History (continued)

Date	Revision	Description
January 2009	4644	 Incorrect bit type for RELOAD bit field in SysTick Reload Value register; changed to R/W. Clarification added as to what happens when the SSI in slave mode is required to transmit but there is no data in the TX FIFO. Minor corrections to comparator operating mode tables. Additional minor data sheet clarifications and corrections.
November 2008	4283	 Revised High-Level Block Diagram. Corrected descriptions for UART1 signals. Additional minor data sheet clarifications and corrections were made.
October 2008	4149	 Added note on clearing interrupts to the Interrupts chapter: Note: It may take several processor cycles after a write to clear an interrupt source in order for NVIC to see the interrupt source de-assert. This means if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer) Bit 13 and bit 5 of the GPTM Control (GPTMCTL) register should have been marked as reserved for Stellaris[®] devices without an ADC module. Additional minor data sheet clarifications and corrections were made.
June 2008	2972	Started tracking revision history.

About This Document

This data sheet provides reference information for the LM3S300 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex[™]-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following related documents are available on the Stellaris[®] web site at www.ti.com/stellaris:

- Stellaris® Errata
- ARM® Cortex[™]-M3 Errata
- Cortex[™]-M3/M4 Instruction Set Technical User's Manual
- Stellaris® Graphics Library User's Guide
- Stellaris® Peripheral Driver Library User's Guide

The following related documents are also referenced:

- ARM® Debug Interface V5 Architecture Specification
- ARM® Embedded Trace Macrocell Architecture Specification
- IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 2 on page 24.

Table 2. Documentation Conventions

Notation	Meaning	
General Register No	tation	
REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0, SRCR1 , and SRCR2 .	
bit	A single bit in a register.	
bit field	Two or more consecutive and related bits.	
offset 0x <i>nnn</i>	A hexadecimal increment to a register's address, relative to that module's base address as specified in Table 2-4 on page 59.	
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.	
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.	
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.	
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.	
RO	Software can read this field. Always write the chip reset value.	
R/W	Software can read or write this field.	
R/WC	Software can read or write this field. Writing to it with any value clears the register.	
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.	
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.	
R/W1S	Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register.	
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.	
	This register is typically used to clear the corresponding bit in an interrupt register.	
WO	Only a write by software is valid; a read of the register returns no meaningful data.	
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.	
0	Bit cleared to 0 on chip reset.	
1	Bit set to 1 on chip reset.	
-	Nondeterministic.	
Pin/Signal Notation		
[]	Pin alternate function; a pin defaults to the signal without the brackets.	
pin	Refers to the physical connection on the package.	
signal	Refers to the electrical signal encoding of a pin.	

Notation	Meaning
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
X	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.

 Table 2. Documentation Conventions (continued)

1 Architectural Overview

The Stellaris[®] family of microcontrollers—the first ARM® Cortex[™]-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The LM3S300 microcontroller is targeted for industrial applications, including test and measurement equipment, factory automation, HVAC and building control, motion control, medical instrumentation, fire and security, and power/energy.

In addition, the LM3S300 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S300 microcontroller is code-compatible to all members of the extensive Stellaris family; providing flexibility to fit our customers' precise needs.

Texas Instruments offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See "Ordering and Contact Information" on page 492 for ordering information for Stellaris family devices.

1.1 **Product Features**

The LM3S300 microcontroller includes the following product features:

- 32-Bit RISC Performance
 - 32-bit ARM® Cortex[™]-M3 v7M architecture optimized for small-footprint embedded applications
 - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
 - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
 - 25-MHz operation
 - Hardware-division and single-cycle-multiplication
 - Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
 - 21 interrupts with eight priority levels
 - Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
 - Unaligned data access, enabling data to be efficiently packed into memory
 - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- ARM® Cortex[™]-M3 Processor Core

- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7[™] processor family for better performance and power efficiency.
- Full-featured debug solution
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz
- ∎ JTAG
 - IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
 - Four-bit Instruction Register (IR) chain for storing JTAG instructions
 - IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
 - ARM additional instructions: APACC, DPACC and ABORT
 - Integrated ARM Serial Wire Debug (SWD)

- Internal Memory
 - 16 KB single-cycle flash
 - User-managed flash block protection on a 2-KB block basis
 - User-managed flash data programming
 - User-defined and managed flash-protection block
 - 4 KB single-cycle SRAM
- GPIOs
 - 8-36 GPIOs, depending on configuration
 - 5-V-tolerant in input configuration
 - Fast toggle capable of a change every two clock cycles
 - Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
 - Bit masking in both read and write operations through address lines
 - Pins configured as digital inputs are Schmitt-triggered.
 - Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables
- General-Purpose Timers
 - Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers/counters. Each GPTM can be configured to operate independently:
 - As a single 32-bit timer
 - As one 32-bit Real-Time Clock (RTC) to event capture
 - For Pulse Width Modulation (PWM)
 - 32-bit Timer modes

- Programmable one-shot timer
- Programmable periodic timer
- Real-Time Clock when using an external 32.768-KHz clock as the input
- User-enabled stalling when the controller asserts CPU Halt flag during debug
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
 - 32-bit down counter with a programmable load register
 - Separate watchdog clock with an enable
 - Programmable interrupt generation logic with interrupt masking
 - Lock register protection from runaway software
 - Reset generation logic with an enable/disable
 - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- UART
 - Two fully programmable 16C550-type UARTs
 - Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
 - Programmable baud-rate generator allowing speeds up to 1.5625 Mbps
 - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
 - FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
 - Standard asynchronous communication bits for start, stop, and parity

- Line-break generation and detection
- Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- Synchronous Serial Interface (SSI)
 - Master or slave operation
 - Programmable clock bit rate and prescale
 - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
 - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
 - Programmable data frame size from 4 to 16 bits
 - Internal loopback test mode for diagnostic/debug testing
- I²C
 - Devices on the I²C bus can be designated as either a master or a slave
 - Supports both sending and receiving data as either a master or a slave
 - Supports simultaneous master and slave operation
 - Four I²C modes
 - Master transmit
 - Master receive
 - Slave transmit
 - Slave receive
 - Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
 - Master and slave interrupt generation
 - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
 - Slave generates interrupts when data has been sent or requested by a master
 - Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode
- Analog Comparators

- Three independent integrated analog comparators
- Configurable for output to drive an output pin or generate an interrupt
- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of these voltages
 - An individual external reference voltage
 - A shared single external reference voltage
 - A shared internal reference voltage
- Power
 - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
 - Low-power options on controller: Sleep and Deep-sleep modes
 - Low-power options for peripherals: software controls shutdown of individual peripherals
 - User-enabled LDO unregulated voltage detection and automatic reset
 - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset
 - Internal low drop-out (LDO) regulator output goes unregulated
- Industrial temperature 48-pin RoHS-compliant LQFP package

1.2 Target Applications

- Factory automation and control
- Industrial control power devices
- Building and home automation
- Stepper motors
- Brushless DC motors
- AC induction motors

1.3 High-Level Block Diagram

Figure 1-1 on page 33 depicts the features on the Stellaris LM3S300 microcontroller.




Figure 1-1. Stellaris LM3S300 Microcontroller High-Level Block Diagram

1.4 Functional Overview

The following sections provide an overview of the features of the LM3S300 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 492.

1.4.1 ARM Cortex[™]-M3

1.4.1.1 Processor Core (see page 40)

All members of the Stellaris product family, including the LM3S300 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

1.4.1.2 Memory Map (see page 59)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S300 controller can be found in Table 2-4 on page 59. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

1.4.1.3 System Timer (SysTick) (see page 82)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

1.4.1.4 Nested Vectored Interrupt Controller (NVIC) (see page 83)

The LM3S300 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM® Cortex[™]-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 21 interrupts.

1.4.1.5 System Control Block (SCB) (see page 85)

The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions.

1.4.1.6 Memory Protection Unit (MPU) (see page 85)

The MPU supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S300 controller features Pulse Width Modulation (PWM) outputs.

1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S300, PWM motion control functionality can be achieved through:

The motion control features of the general-purpose timers using the CCP pins

CCP Pins (see page 269)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

1.4.3 Analog Peripherals

For support of analog signals, the LM3S300 microcontroller offers three analog comparators.

1.4.3.1 Analog Comparators (see page 437)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S300 microcontroller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt .

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

1.4.4 Serial Communications Peripherals

The LM3S300 controller supports both asynchronous and synchronous serial communications with:

- Two fully programmable 16C550-type UARTs
- One SSI module
- One I²C module

1.4.4.1 UART (see page 323)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S300 controller includes two fully programmable 16C550-type UARTs that support data transfer speeds up to 1.5625 Mbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.)

Separate 16x8 transmit (TX) and receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

1.4.4.2 SSI (see page 363)

Synchronous Serial Interface (SSI) is a four-wire bi-directional full and low-speed communications interface.

The LM3S300 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

1.4.4.3 I²C (see page 401)

The Inter-Integrated Circuit (I²C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL).

The I²C bus interfaces to external I²C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I²C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

The LM3S300 controller includes one I^2C module that provides the ability to communicate to other IC devices over an I^2C bus. The I^2C bus supports devices that can both transmit and receive (write and read) data.

Devices on the I²C bus can be designated as either a master or a slave. The I²C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous

operation as both a master and a slave. The four I²C modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

A Stellaris I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts. The I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The I^2C slave generates interrupts when data has been sent or requested by a master.

1.4.5 System Peripherals

1.4.5.1 Programmable GPIOs (see page 223)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris GPIO module is comprised of five physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 8-36 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 451 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines. Pins configured as digital inputs are Schmitt-triggered.

1.4.5.2 Three Programmable Timers (see page 263)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris General-Purpose Timer Module (GPTM) contains three GPTM blocks. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

When configured in 32-bit mode, a timer can run as a Real-Time Clock (RTC), one-shot timer or periodic timer. When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

1.4.5.3 Watchdog Timer (see page 299)

A watchdog timer can generate an interrupt or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

1.4.6 Memory Peripherals

The LM3S300 controller offers both single-cycle SRAM and single-cycle Flash memory.

1.4.6.1 SRAM (see page 205)

The LM3S300 static random access memory (SRAM) controller supports 4 KB SRAM. The internal SRAM of the Stellaris devices starts at base address 0x2000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

1.4.6.2 Flash (see page 206)

The LM3S300 Flash controller supports 16 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.4.7 Additional Features

1.4.7.1 JTAG TAP Controller (see page 140)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is composed of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Stellaris JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Stellaris JTAG instructions select the Stellaris TDO outputs. The multiplexer is controlled by the Stellaris JTAG controller, which has comprehensive programming for the ARM, Stellaris, and unimplemented JTAG instructions.

1.4.7.2 System Control and Clocks (see page 150)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 450
- "Signal Tables" on page 451

- "Operating Characteristics" on page 459
- "Electrical Characteristics" on page 460
- "Package Information" on page 494

2 The Cortex-M3 Processor

The ARM® Cortex[™]-M3 processor provides a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:

- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7[™] processor family for better performance and power efficiency.
- Full-featured debug solution
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz

The Stellaris[®] family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motor control.

This chapter provides information on the Stellaris implementation of the Cortex-M3 processor, including the programming model, the memory model, the exception model, fault handling, and power management.

For technical details on the instruction set, see the Cortex[™]-M3/M4 Instruction Set Technical User's Manual.

2.1 Block Diagram

The Cortex-M3 processor is built on a high-performance processor core, with a 3-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The processor delivers exceptional power efficiency through an efficient instruction set and extensively optimized design, providing high-end processing hardware including a range of single-cycle and SIMD multiplication and multiply-with-accumulate capabilities, saturating arithmetic and dedicated hardware division.

To facilitate the design of cost-sensitive devices, the Cortex-M3 processor implements tightly coupled system components that reduce processor area while significantly improving interrupt handling and system debug capabilities. The Cortex-M3 processor implements a version of the Thumb® instruction set based on Thumb-2 technology, ensuring high code density and reduced program memory requirements. The Cortex-M3 instruction set provides the exceptional performance expected of a modern 32-bit architecture, with the high code density of 8-bit and 16-bit microcontrollers.

The Cortex-M3 processor closely integrates a nested interrupt controller (NVIC), to deliver industry-leading interrupt performance. The Stellaris NVIC includes a non-maskable interrupt (NMI) and provides eight interrupt priority levels. The tight integration of the processor core and NVIC provides fast execution of interrupt service routines (ISRs), dramatically reducing interrupt latency. The hardware stacking of registers and the ability to suspend load-multiple and store-multiple operations further reduce interrupt latency. Interrupt handlers do not require any assembler stubs which removes code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another. To optimize low-power designs, the NVIC integrates with the sleep modes, including Deep-sleep mode, which enables the entire device to be rapidly powered down.




Figure 2-1. CPU Block Diagram

2.2 Overview

2.2.1 System-Level Interface

The Cortex-M3 processor provides multiple interfaces using AMBA® technology to provide high-speed, low-latency memory accesses. The core supports unaligned data accesses and implements atomic bit manipulation that enables faster peripheral controls, system spinlocks, and thread-safe Boolean data handling.

The Cortex-M3 processor has a memory protection unit (MPU) that provides fine-grain memory control, enabling applications to implement security privilege levels and separate code, data and stack on a task-by-task basis.

2.2.2 Integrated Configurable Debug

The Cortex-M3 processor implements a complete hardware debug solution, providing high system visibility of the processor and memory through either a traditional JTAG port or a 2-pin Serial Wire Debug (SWD) port that is ideal for microcontrollers and other small package devices. The Stellaris implementation replaces the ARM SW-DP and JTAG-DP with the ARM CoreSight[™]-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the ARM® Debug Interface V5 Architecture Specification for details on SWJ-DP.


For system trace, the processor integrates an Instrumentation Trace Macrocell (ITM) alongside data watchpoints and a profiling unit. To enable simple and cost-effective profiling of the system trace events, a Serial Wire Viewer (SWV) can export a stream of software-generated messages, data trace, and profiling information through a single pin.

The Flash Patch and Breakpoint Unit (FPB) provides up to eight hardware breakpoint comparators that debuggers can use. The comparators in the FPB also provide remap functions of up to eight words in the program code in the CODE memory region. This enables applications stored in a read-only area of Flash memory to be patched in another area of on-chip SRAM or Flash memory. If a patch is required, the application programs the FPB to remap a number of addresses. When those addresses are accessed, the accesses are redirected to a remap table specified in the FPB configuration.

For more information on the Cortex-M3 debug capabilities, see the *ARM*® *Debug Interface V5 Architecture Specification*.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer, as shown in Figure 2-2 on page 43.





2.2.4 Cortex-M3 System Component Details

The Cortex-M3 includes the following system components:

SysTick

A 24-bit count-down timer that can be used as a Real-Time Operating System (RTOS) tick timer or as a simple counter (see "System Timer (SysTick)" on page 82).

Nested Vectored Interrupt Controller (NVIC)

An embedded interrupt controller that supports low latency interrupt processing (see "Nested Vectored Interrupt Controller (NVIC)" on page 83).

System Control Block (SCB)

The programming model interface to the processor. The SCB provides system implementation information and system control, including configuration, control, and reporting of system exceptions (see "System Control Block (SCB)" on page 85).

Memory Protection Unit (MPU)

Improves system reliability by defining the memory attributes for different memory regions. The MPU provides up to eight different regions and an optional predefined background region (see "Memory Protection Unit (MPU)" on page 85).

2.3 **Programming Model**

This section describes the Cortex-M3 programming model. In addition to the individual core register descriptions, information about the processor modes and privilege levels for software execution and stacks is included.

2.3.1 Processor Mode and Privilege Levels for Software Execution

The Cortex-M3 has two modes of operation:

Thread mode

Used to execute application software. The processor enters Thread mode when it comes out of reset.

Handler mode

Used to handle exceptions. When the processor has finished exception processing, it returns to Thread mode.

In addition, the Cortex-M3 has two privilege levels:

Unprivileged

In this mode, software has the following restrictions:

- Limited access to the MSR and MRS instructions and no use of the CPS instruction
- No access to the system timer, NVIC, or system control block
- Possibly restricted access to memory or peripherals
- Privileged

In this mode, software can use all the instructions and has access to all resources.

In Thread mode, the **CONTROL** register (see page 58) controls whether software execution is privileged or unprivileged. In Handler mode, software execution is always privileged.

Only privileged software can write to the **CONTROL** register to change the privilege level for software execution in Thread mode. Unprivileged software can use the SVC instruction to make a supervisor call to transfer control to privileged software.

2.3.2 Stacks

The processor uses a full descending stack, meaning that the stack pointer indicates the last stacked item on the memory. When the processor pushes a new item onto the stack, it decrements the stack pointer and then writes the item to the new memory location. The processor implements two stacks:

the main stack and the process stack, with a pointer for each held in independent registers (see the **SP** register on page 48).

In Thread mode, the **CONTROL** register (see page 58) controls whether the processor uses the main stack or the process stack. In Handler mode, the processor always uses the main stack. The options for processor operations are shown in Table 2-1 on page 45.

Table 2-1. Summary of Processor Mode, Privilege Level, and Stack Use

Processor Mode	Use	Privilege Level	Stack Used			
Thread	Applications	Privileged or unprivileged ^a	Main stack or process stack ^a			
Handler	Exception handlers	Always privileged	Main stack			

a. See CONTROL (page 58).

2.3.3 Register Map

Figure 2-3 on page 45 shows the Cortex-M3 register set. Table 2-2 on page 46 lists the Core registers. The core registers are not memory mapped and are accessed by register name, so the base address is n/a (not applicable) and there is no offset.




Figure 2-3. Cortex-M3 Register Set

Table 2-2	. Processor	Register	Мар
-----------	-------------	----------	-----

Offset	Name	Туре	Reset	Description	See page			
-	R0	R/W	-	Cortex General-Purpose Register 0	47			
-	R1	R/W	-	Cortex General-Purpose Register 1	47			
-	R2	R/W	_	Cortex General-Purpose Register 2	47			
-	R3	R/W	_	Cortex General-Purpose Register 3	47			
-	R4	R/W	_	Cortex General-Purpose Register 4	47			
-	R5	R/W	_	Cortex General-Purpose Register 5	47			
-	R6	R/W	_	- Cortex General-Purpose Register 6				
-	R7	R/W	_	Cortex General-Purpose Register 7	47			
-	R8	R/W	_	Cortex General-Purpose Register 8	47			
-	R9	R/W	-	Cortex General-Purpose Register 9	47			
-	R10	R/W	-	Cortex General-Purpose Register 10	47			
-	R11	R/W	-	Cortex General-Purpose Register 11	47			
-	R12	R/W	-	Cortex General-Purpose Register 12	47			
-	SP	R/W	-	Stack Pointer	48			
-	LR	R/W	0xFFFF.FFFF	Link Register	49			
-	PC	R/W	-	Program Counter	50			
-	PSR	R/W	0x0100.0000	Program Status Register	51			
-	PRIMASK	R/W	0x0000.0000	Priority Mask Register	55			
-	FAULTMASK	R/W	0x0000.0000	Fault Mask Register	56			
-	BASEPRI	R/W	0x0000.0000	Base Priority Mask Register	57			
-	CONTROL	R/W	0x0000.0000	Control Register	58			

2.3.4 Register Descriptions

This section lists and describes the Cortex-M3 registers, in the order shown in Figure 2-3 on page 45. The core registers are not memory mapped and are accessed by register name rather than offset.

Note: The register type shown in the register descriptions refers to type during program execution in Thread mode and Handler mode. Debug access can differ.

Register 1: Cortex General-Purpose Register 0 (R0) Register 2: Cortex General-Purpose Register 1 (R1) Register 3: Cortex General-Purpose Register 2 (R2) Register 4: Cortex General-Purpose Register 3 (R3) Register 5: Cortex General-Purpose Register 4 (R4) Register 6: Cortex General-Purpose Register 5 (R5) Register 7: Cortex General-Purpose Register 6 (R6) Register 8: Cortex General-Purpose Register 7 (R7) Register 9: Cortex General-Purpose Register 8 (R8) Register 10: Cortex General-Purpose Register 9 (R9) Register 11: Cortex General-Purpose Register 10 (R10) Register 12: Cortex General-Purpose Register 11 (R11) Register 13: Cortex General-Purpose Register 12 (R12)


The **Rn** registers are 32-bit general-purpose registers for data operations and can be accessed from either privileged or unprivileged mode.

Type R/W, reset -31 30 25 29 28 27 26 24 16 23 22 21 20 19 18 17 DATA Туре R/W Reset 15 12 2 14 13 11 10 9 8 7 6 5 3 0 4 1 DATA Туре R/W Reset Bit/Field Name Description Туре Reset R/W 31:0 DATA Register data.

Cortex General-Purpose Register 0 (R0)

Register 14: Stack Pointer (SP)

The **Stack Pointer (SP)** is register R13. In Thread mode, the function of this register changes depending on the ASP bit in the **Control Register (CONTROL)** register. When the ASP bit is clear, this register is the **Main Stack Pointer (MSP)**. When the ASP bit is set, this register is the **Process Stack Pointer (PSP)**. On reset, the ASP bit is clear, and the processor loads the **MSP** with the value from address 0x0000.0000. The **MSP** can only be accessed in privileged mode; the **PSP** can be accessed in either privileged or unprivileged mode.




Stack Pointer (SP)

Register 15: Link Register (LR)

The **Link Register (LR)** is register R14, and it stores the return information for subroutines, function calls, and exceptions. **LR** can be accessed from either privileged or unprivileged mode.

EXC_RETURN is loaded into **LR** on exception entry. See Table 2-10 on page 74 for the values and description.



Program Counter (PC)

Register 16: Program Counter (PC)

The **Program Counter (PC)** is register R15, and it contains the current program address. On reset, the processor loads the **PC** with the value of the reset vector, which is at address 0x0000.0004. Bit 0 of the reset vector is loaded into the THUMB bit of the **EPSR** at reset and must be 1. The **PC** register can be accessed in either privileged or unprivileged mode.

Type R/W, reset -31 30 29 28 27 25 20 19 18 16 26 23 22 21 17 24 PC. Туре R/W Reset 15 14 13 12 11 10 9 8 6 5 4 3 2 0 7 1 PC R/W Туре Reset Bit/Field Name Туре Reset Description PC 31:0 R/W This field is the current program address. _

July 14, 2014

Register 17: Program Status Register (PSR)

Note: This register is also referred to as **xPSR**.

The **Program Status Register (PSR)** has three functions, and the register bits are assigned to the different functions:

- Application Program Status Register (APSR), bits 31:27,
- Execution Program Status Register (EPSR), bits 26:24, 15:10
- Interrupt Program Status Register (IPSR), bits 5:0

The **PSR**, **IPSR**, and **EPSR** registers can only be accessed in privileged mode; the **APSR** register can be accessed in either privileged or unprivileged mode.

APSR contains the current state of the condition flags from previous instruction executions.

EPSR contains the Thumb state bit and the execution state bits for the If-Then (IT) instruction or the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction. Attempts to read the **EPSR** directly through application software using the MSR instruction always return zero. Attempts to write the **EPSR** using the MSR instruction in application software are always ignored. Fault handlers can examine the **EPSR** value in the stacked **PSR** to determine the operation that faulted (see "Exception Entry and Return" on page 72).

IPSR contains the exception type number of the current Interrupt Service Routine (ISR).

These registers can be accessed individually or as a combination of any two or all three registers, using the register name as an argument to the MSR or MRS instructions. For example, all of the registers can be read using **PSR** with the MRS instruction, or **APSR** only can be written to using **APSR** with the MSR instruction. page 51 shows the possible register combinations for the **PSR**. See the MRS and MSR instruction descriptions in the *Cortex*[™]-*M3/M4 Instruction Set Technical User's Manual* for more information about how to access the program status registers.

Register	Туре	Combination	ombination					
PSR	R/W ^{a, b}	APSR, EPSR, and IPSR						
IEPSR	RO	EPSR and IPSR						
IAPSR	R/W ^a	APSR and IPSR						
EAPSR	R/W ^b	APSR and EPSR						

Table 2-3. PSR Register Combinations

a. The processor ignores writes to the IPSR bits.

b. Reads of the EPSR bits return zero, and the processor ignores writes to these bits.

Program Status Register (PSR)

Type R/W, reset 0x0100.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Ν	Z	С	V	Q	ICI	/ IT	THUMB	1			reser	rved			
Туре	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			101	(IT				r 1					10.51			
			ICI	/11				rese	rved				ISRN	NUM		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31	Ν	R/W	0	APSR Negative or Less Flag
				Value Description
				1 The previous operation result was negative or less than.
				0 The previous operation result was positive, zero, greater than, or equal.
				The value of this bit is only meaningful when accessing PSR or APSR .
30	Z	R/W	0	APSR Zero Flag
				Value Description
				1 The previous operation result was zero.
				0 The previous operation result was non-zero.
				The value of this bit is only meaningful when accessing PSR or APSR .
29	С	R/W	0	APSR Carry or Borrow Flag
				Value Description
				1 The previous add operation resulted in a carry bit or the previous subtract operation did not result in a borrow bit.
				0 The previous add operation did not result in a carry bit or the previous subtract operation resulted in a borrow bit.
				The value of this bit is only meaningful when accessing PSR or APSR .
28	V	R/W	0	APSR Overflow Flag
				Value Description
				1 The previous operation resulted in an overflow.
				0 The previous operation did not result in an overflow.
				The value of this bit is only meaningful when accessing PSR or APSR .
27	Q	R/W	0	APSR DSP Overflow and Saturation Flag
				Value Description
				1 DSP Overflow or saturation has occurred.
				0 DSP overflow or saturation has not occurred since reset or since the bit was last cleared.
				The value of this bit is only meaningful when accessing PSR or APSR .
				This bit is cleared by software using an MRS instruction.

Bit/Field	Name	Туре	Reset	Description
26:25	ICI / IT	RO	0x0	EPSR ICI / IT status
				These bits, along with bits 15:10, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction.
				When EPSR holds the ICI execution state, bits 26:25 are zero.
				The If-Then block contains up to four instructions following an IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See the <i>Cortex</i> TM - <i>M3/M4 Instruction Set Technical User's Manual</i> for more information.
				The value of this field is only meaningful when accessing PSR or EPSR .
24	THUMB	RO	1	EPSR Thumb State This bit indicates the Thumb state and should always be set. The following can clear the THUMB bit:
				• The BLX, BX and POP{PC} instructions
				 Restoration from the stacked xPSR value on an exception return
				 Bit 0 of the vector value on an exception entry or reset
				Attempting to execute instructions when this bit is clear results in a fault or lockup. See "Lockup" on page 76 for more information.
				The value of this bit is only meaningful when accessing PSR or EPSR .
23:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:10	ICI / IT	RO	0x0	EPSR ICI / IT status
				These bits, along with bits 26:25, contain the Interruptible-Continuable Instruction (ICI) field for an interrupted load multiple or store multiple instruction or the execution state bits of the IT instruction.
				When an interrupt occurs during the execution of an LDM, STM, PUSH or POP instruction, the processor stops the load multiple or store multiple instruction operation temporarily and stores the next register operand in the multiple operation to bits 15:12. After servicing the interrupt, the processor returns to the register pointed to by bits 15:12 and resumes execution of the multiple load or store instruction. When EPSR holds the ICI execution state, bits 11:10 are zero.
				The If-Then block contains up to four instructions following a 16-bit IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See the <i>Cortex</i> TM - <i>M3/M4 Instruction Set Technical User's Manual</i> for more information.
				The value of this field is only meaningful when accessing PSR or EPSR .
9:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description	
5:0	ISRNUM	RO	0x00	IPSR ISR N	umber
				This field co Service Rou	ntains the exception type number of the current Interrupt tine (ISR).
				Value	Description
				0x00	Thread mode
				0x01	Reserved
				0x02	NMI
				0x03	Hard fault
				0x04	Memory management fault
				0x05	Bus fault
				0x06	Usage fault
				0x07-0x0A	Reserved
				0x0B	SVCall
				0x0C	Reserved for Debug
				0x0D	Reserved
				0x0E	PendSV
				0x0F	SysTick
				0x10	Interrupt Vector 0
				0x11	Interrupt Vector 1
				0x2D	Interrupt Vector 29
				0x2E-0x3F	Reserved

See "Exception Types" on page 68 for more information. The value of this field is only meaningful when accessing **PSR** or **IPSR**.

Register 18: Priority Mask Register (PRIMASK)

The **PRIMASK** register prevents activation of all exceptions with programmable priority. Reset, non-maskable interrupt (NMI), and hard fault are the only exceptions with fixed priority. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. The MSR and MRS instructions are used to access the **PRIMASK** register, and the CPS instruction may be used to change the value of the **PRIMASK** register. See the *Cortex*[™]-*M3/M4 Instruction Set Technical User's Manual* for more information on these instructions. For more information on exception priority levels, see "Exception Types" on page 68.

Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 20 16 22 21 19 18 17 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 Δ 3 2 1 0 PRIMAS reserved RO 0 RO RO RO RO RO R/W Туре 0 0 0 0 0 0 0 0 0 0 0 0 Reset 0 0 0 **Bit/Field** Name Type Reset Description Software should not rely on the value of a reserved bit. To provide 31:1 RO 0x0000.000 reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 PRIMASK R/W 0 Priority Mask Value Description 1 Prevents the activation of all exceptions with configurable priority. No effect. 0

Priority Mask Register (PRIMASK)

Register 19: Fault Mask Register (FAULTMASK)

The **FAULTMASK** register prevents activation of all exceptions except for the Non-Maskable Interrupt (NMI). Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. The MSR and MRS instructions are used to access the **FAULTMASK** register, and the CPS instruction may be used to change the value of the **FAULTMASK** register. See the *Cortex™-M3/M4 Instruction Set Technical User's Manual* for more information on these instructions. For more information on exception priority levels, see "Exception Types" on page 68.

Fault Mask Register	(FAULTMASK)
---------------------	-------------

Type R/W,	reset 0x0000.0000
-----------	-------------------

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	ľ		1	T	1	ſ	i i	rese	rved	1	r	ì	1	1	ſ	1	
					1				<u> </u>				I				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	ľ		1	1	1	ı		reserved		1	ı	1	1	1	1	FAULTMASK	
Turn				RO				D O		RO			L			DAN	
Type Reset	RO 0	RO 0	RO 0	0 RO	RO 0	RO 0	RO 0	RO 0	RO 0	0 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	
Report	0	Ũ	Ŭ	Ŭ	0	0	0	0	0	Ū	0	Ū	0	Ū	Ū	Ū	
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription								
	31:1		reser	ved	R	0	0x0000.000					the value			•		
															ed bit s	hould be	
								pres	served a	cross a r	ead-mo	dify-write	e operati	on.			
					_			_									
	0		FAULTI	MASK	R/	W/	0	Fau	Fault Mask								
								\ /= l.									
								van	ue Desc	Inplion							
								1	Prev	ents the	activati	on of all e	exceptio	ns excep	t for NN	11.	
								0	No e	ffect.							
								0	110 6	incol.							
								The	The processor clears the FAULTMASK bit on exit from any exception								
									•	ept the N						option	
								nan		opt the N	nun nan	aici.					

Register 20: Base Priority Mask Register (BASEPRI)

The **BASEPRI** register defines the minimum priority for exception processing. When **BASEPRI** is set to a nonzero value, it prevents the activation of all exceptions with the same or lower priority level as the **BASEPRI** value. Exceptions should be disabled when they might impact the timing of critical tasks. This register is only accessible in privileged mode. For more information on exception priority levels, see "Exception Types" on page 68.

Base Priority Mask Register (BASEPRI)

Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, 100															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			1		rese	rved				1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		-	•	rese	rved					BASEPRI				reserved		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	0	0	0	0	0	U	0	0	U	0	0	0	0	0	0	0
	Bit/Field		Nam	20	T ./	ре	Reset	cription								
L			Indii		i y	he	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000.00	Soft	ware sh	ould not i	rely on t	he value	of a res	erved bit	. To prov	/ide
									• •	with futu	•				ed bit sh	nould be
								pres	served a	cross a re	ead-mod	aity-write	operation	on.		
	7:5 BASEPRI R/W 0x								e Priority	ý						
										on that ha						
										as the value						
										to mask		•			e priority	levels.
										.,						
								Valu	ue Desc	cription						
								0x0	All e	xceptions	s are uni	masked.				
								0x1	All e	xceptions	s with pr	iority leve	el 1-7 ar	e maske	d.	
								0x2	All e	xceptions	s with pr	iority leve	el 2-7 ar	e maske	d.	
								0x3	All e	xceptions	s with pr	iority leve	el 3-7 ar	e maske	d.	
								0x4	Alle	xceptions	s with pri	iority leve	el 4-7 ar	e maske	d.	
								0x5	All e	xceptions	s with pr	iority leve	el 5-7 ar	e maske	d.	
								0x6	All e	xceptions	s with pri	iority leve	el 6-7 ar	e maske	d.	
								0x7	Alle	xceptions	s with pr	iority leve	el 7 are i	masked.		
	4:0		reser	ved	R	0	0x0	Soft	ware sh	ould not i	elv on t	he value	of a res	erved bit	. To prov	/ide
						-		com	patibility	with futu	ire prodi	ucts, the	value of	a reserv	•	
								pres	served a	cross a re	ead-mod	dify-write	operatio	on.		

Control Register (CONTROL)

Register 21: Control Register (CONTROL)

The **CONTROL** register controls the stack used and the privilege level for software execution when the processor is in Thread mode. This register is only accessible in privileged mode.

Handler mode always uses **MSP**, so the processor ignores explicit writes to the ASP bit of the **CONTROL** register when in Handler mode. The exception entry and return mechanisms automatically update the **CONTROL** register based on the EXC_RETURN value (see Table 2-10 on page 74). In an OS environment, threads running in Thread mode should use the process stack and the kernel and exception handlers should use the main stack. By default, Thread mode uses **MSP**. To switch the stack pointer used in Thread mode to **PSP**, either use the MSR instruction to set the ASP bit, as detailed in the *Cortex*TM-*M3/M4 Instruction Set Technical User's Manual*, or perform an exception return to Thread mode with the appropriate EXC_RETURN value, as shown in Table 2-10 on page 74.

Note: When changing the stack pointer, software must use an ISB instruction immediately after the MSR instruction, ensuring that instructions after the ISB execute use the new stack pointer. See the *Cortex*™-*M3/M4 Instruction Set Technical User's Manual*.

Туре	R/W, rese	et 0x0000	.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ							rese	rved						1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Į						reser	ved	! ! 1	<u></u>			!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!		ASP	TMPL
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
В	it/Field		Nam	ie	Тур	е	Reset	Des	cription							
	31:2		reserv	/ed	RC) (0x0000.00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	1		ASI	D	R/V	V	0		ve Stack							
									ue Desc	•						
								1	PSP	is the cu	irrent sta	ick point	er.			
								0	MSP	is the cu	urrent sta	ack point	ter			
									andler m tex-M3 u							e
	0		TMF	Ľ	R/V	V	0	Thre	ead Mode	e Privile	ge Level					
								Val	ue Desc	ription						
								1	Unpr	ivileged	software	can be	executed	d in Thre	ad mode	ə.
								0	Only	privilege	ed softwa	are can b	e execu	ted in Th	nread mo	ode.

2.3.5 Exceptions and Interrupts

The Cortex-M3 processor supports interrupts and system exceptions. The processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. An exception changes the normal flow of software control. The processor uses Handler mode to handle all exceptions except for reset. See "Exception Entry and Return" on page 72 for more information.

The NVIC registers control interrupt handling. See "Nested Vectored Interrupt Controller (NVIC)" on page 83 for more information.

2.3.6 Data Types

The Cortex-M3 supports 32-bit words, 16-bit halfwords, and 8-bit bytes. The processor also supports 64-bit data transfer instructions. All instruction and data memory accesses are little endian. See "Memory Regions, Types and Attributes" on page 60 for more information.

2.4 Memory Model

This section describes the processor memory map, the behavior of memory accesses, and the bit-banding features. The processor has a fixed memory map that provides up to 4 GB of addressable memory.

The memory map for the LM3S300 controller is provided in Table 2-4 on page 59. In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The regions for SRAM and peripherals include bit-band regions. Bit-banding provides atomic operations to bit data (see "Bit-Banding" on page 63).

The processor reserves regions of the Private peripheral bus (PPB) address range for core peripheral registers (see "Cortex-M3 Peripherals" on page 82).

Note: Within the memory map, all reserved space returns a bus fault when read or written.

Start	End	Description	For details, see page
Memory	L		•
0x0000.0000	0x0000.3FFF	On-chip Flash	211
0x0000.4000	0x1FFF.FFFF	Reserved	-
0x2000.0000	0x2000.0FFF	Bit-banded on-chip SRAM	205
0x2000.1000	0x21FF.FFFF	Reserved	-
0x2200.0000	0x2201.FFFF	Bit-band alias of bit-banded on-chip SRAM starting at 0x2000.0000	205
0x2202.0000	0x3FFF.FFFF	Reserved	-
FiRM Peripherals			•
0x4000.0000	0x4000.0FFF	Watchdog timer 0	302
0x4000.1000	0x4000.3FFF	Reserved	-
0x4000.4000	0x4000.4FFF	GPIO Port A	231
0x4000.5000	0x4000.5FFF	GPIO Port B	231
0x4000.6000	0x4000.6FFF	GPIO Port C	231
0x4000.7000	0x4000.7FFF	GPIO Port D	231
0x4000.8000	0x4000.8FFF	SSI0	375

Table 2-4. Memory Map

Table 2-4. Memory Map (continued)

Start	End	Description	For details, see page
0x4000.9000	0x4000.BFFF	Reserved	-
0x4000.C000	0x4000.CFFF	UART0	330
0x4000.D000	0x4000.DFFF	UART1	330
0x4000.E000	0x4001.FFFF	Reserved	-
Peripherals			l
0x4002.0000	0x4002.0FFF	I ² C 0	415
0x4002.1000	0x4002.3FFF	Reserved	-
0x4002.4000	0x4002.4FFF	GPIO Port E	231
0x4002.5000	0x4002.FFFF	Reserved	-
0x4003.0000	0x4003.0FFF	Timer 0	274
0x4003.1000	0x4003.1FFF	Timer 1	274
0x4003.2000	0x4003.2FFF	Timer 2	274
0x4003.3000	0x4003.BFFF	Reserved	-
0x4003.C000	0x4003.CFFF	Analog Comparators	437
0x4003.D000	0x400F.CFFF	Reserved	-
0x400F.D000	0x400F.DFFF	Flash memory control	211
0x400F.E000	0x400F.EFFF	System control	161
0x400F.F000	0x41FF.FFFF	Reserved	-
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
0x4400.0000	0xDFFF.FFFF	Reserved	-
Private Peripheral B	us		l
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	42
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	42
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	42
0xE000.3000	0xE000.DFFF	Reserved	-
0xE000.E000	0xE000.EFFF	Cortex-M3 Peripherals (SysTick, NVIC, MPU and SCB)	90
0xE000.F000	0xE003.FFFF	Reserved	-
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	43
0xE004.1000	0xFFFF.FFFF	Reserved	-

2.4.1 Memory Regions, Types and Attributes

The memory map and the programming of the MPU split the memory map into regions. Each region has a defined memory type, and some regions have additional memory attributes. The memory type and attributes determine the behavior of accesses to the region.

The memory types are:

- Normal: The processor can re-order transactions for efficiency and perform speculative reads.
- Device: The processor preserves transaction order relative to other transactions to Device or Strongly Ordered memory.
- Strongly Ordered: The processor preserves transaction order relative to all other transactions.

The different ordering requirements for Device and Strongly Ordered memory mean that the memory system can buffer a write to Device memory but must not buffer a write to Strongly Ordered memory.

An additional memory attribute is Execute Never (XN), which means the processor prevents instruction accesses. A fault exception is generated only on execution of an instruction executed from an XN region.

2.4.2 Memory System Ordering of Memory Accesses

For most memory accesses caused by explicit memory access instructions, the memory system does not guarantee that the order in which the accesses complete matches the program order of the instructions, providing the order does not affect the behavior of the instruction sequence. Normally, if correct program execution depends on two memory accesses completing in program order, software must insert a memory barrier instruction between the memory access instructions (see "Software Ordering of Memory Accesses" on page 62).

However, the memory system does guarantee ordering of accesses to Device and Strongly Ordered memory. For two memory access instructions A1 and A2, if both A1 and A2 are accesses to either Device or Strongly Ordered memory, and if A1 occurs before A2 in program order, A1 is always observed before A2.

2.4.3 Behavior of Memory Accesses

Table 2-5 on page 61 shows the behavior of accesses to each region in the memory map. See "Memory Regions, Types and Attributes" on page 60 for more information on memory types and the XN attribute. Stellaris devices may have reserved memory areas within the address ranges shown below (refer to Table 2-4 on page 59 for more information).

Address Range	Memory Region	Memory Type	Execute Never (XN)	Description
0x0000.0000 - 0x1FFF.FFFF	Code	Normal	-	This executable region is for program code. Data can also be stored here.
0x2000.0000 - 0x3FFF.FFFF	SRAM	Normal	-	This executable region is for data. Code can also be stored here. This region includes bit band and bit band alias areas (see Table 2-6 on page 63).
0x4000.0000 - 0x5FFF.FFFF	Peripheral	Device	XN	This region includes bit band and bit band alias areas (see Table 2-7 on page 63).
0x6000.0000 - 0x9FFF.FFF	External RAM	Normal	-	This executable region is for data.
0xA000.0000 - 0xDFFF.FFF	External device	Device	XN	This region is for external device memory.
0xE000.0000- 0xE00F.FFFF	Private peripheral bus	Strongly Ordered	XN	This region includes the NVIC, system timer, and system control block.
0xE010.0000- 0xFFFF.FFFF	Reserved	-	-	-

Table 2-5. Memory Access Behavior

The Code, SRAM, and external RAM regions can hold programs. However, it is recommended that programs always use the Code region because the Cortex-M3 has separate buses that can perform instruction fetches and data accesses simultaneously.

The MPU can override the default memory access behavior described in this section. For more information, see "Memory Protection Unit (MPU)" on page 85.

The Cortex-M3 prefetches instructions ahead of execution and speculatively prefetches from branch target addresses.

2.4.4 Software Ordering of Memory Accesses

The order of instructions in the program flow does not always guarantee the order of the corresponding memory transactions for the following reasons:

- The processor can reorder some memory accesses to improve efficiency, providing this does not affect the behavior of the instruction sequence.
- The processor has multiple bus interfaces.
- Memory or devices in the memory map have different wait states.
- Some memory accesses are buffered or speculative.

"Memory System Ordering of Memory Accesses" on page 61 describes the cases where the memory system guarantees the order of memory accesses. Otherwise, if the order of memory accesses is critical, software must include memory barrier instructions to force that ordering. The Cortex-M3 has the following memory barrier instructions:

- The Data Memory Barrier (DMB) instruction ensures that outstanding memory transactions complete before subsequent memory transactions.
- The Data Synchronization Barrier (DSB) instruction ensures that outstanding memory transactions complete before subsequent instructions execute.
- The Instruction Synchronization Barrier (ISB) instruction ensures that the effect of all completed memory transactions is recognizable by subsequent instructions.

Memory barrier instructions can be used in the following situations:

- MPU programming
 - If the MPU settings are changed and the change must be effective on the very next instruction, use a DSB instruction to ensure the effect of the MPU takes place immediately at the end of context switching.
 - Use an ISB instruction to ensure the new MPU setting takes effect immediately after programming the MPU region or regions, if the MPU configuration code was accessed using a branch or call. If the MPU configuration code is entered using exception mechanisms, then an ISB instruction is not required.
- Vector table

If the program changes an entry in the vector table and then enables the corresponding exception, use a DMB instruction between the operations. The DMB instruction ensures that if the exception is taken immediately after being enabled, the processor uses the new exception vector.

Self-modifying code

If a program contains self-modifying code, use an ISB instruction immediately after the code modification in the program. The ISB instruction ensures subsequent instruction execution uses the updated program.

Memory map switching

If the system contains a memory map switching mechanism, use a DSB instruction after switching the memory map in the program. The DSB instruction ensures subsequent instruction execution uses the updated memory map.

Dynamic exception priority change

When an exception priority has to change when the exception is pending or active, use DSB instructions after the change. The change then takes effect on completion of the DSB instruction.

Memory accesses to Strongly Ordered memory, such as the System Control Block, do not require the use of DMB instructions.

For more information on the memory barrier instructions, see the *Cortex*™-*M3/M4 Instruction Set Technical User's Manual*.

2.4.5 Bit-Banding

A bit-band region maps each word in a bit-band alias region to a single bit in the bit-band region. The bit-band regions occupy the lowest 1 MB of the SRAM and peripheral memory regions. Accesses to the 32-MB SRAM alias region map to the 1-MB SRAM bit-band region, as shown in Table 2-6 on page 63. Accesses to the 32-MB peripheral alias region map to the 1-MB peripheral bit-band region, as shown in Table 2-7 on page 63. For the specific address range of the bit-band regions, see Table 2-4 on page 59.

Note: A word access to the SRAM or the peripheral bit-band alias region maps to a single bit in the SRAM or peripheral bit-band region.

A word access to a bit band address results in a word access to the underlying memory, and similarly for halfword and byte accesses. This allows bit band accesses to match the access requirements of the underlying peripheral.

Address Range		Memory Region	Instruction and Data Assesses		
Start	Start End		Instruction and Data Accesses		
0x2000.0000	0x2000.0FFF		Direct accesses to this memory range behave as SRAM memory accesses, but this region is also bit addressable through bit-band alias.		
0x2200.0000	0x2201.FFFF	SRAM bit-band alias	Data accesses to this region are remapped to bit band region. A write operation is performed as read-modify-write. Instruction accesses are not remapped.		

Table 2-6. SRAM Memory Bit-Banding Regions

Table 2-7. Peripheral Memor	y Bit-Banding Regions
-----------------------------	-----------------------

Address Range		Memory Region	Instruction and Data Accesses		
Start	End	welliory Region			
0x4000.0000	0x400F.FFFF	Peripheral bit-band region	Direct accesses to this memory range behave as peripheral memory accesses, but this region is also bit addressable through bit-band alias.		
0x4200.0000	0x43FF.FFFF	Peripheral bit-band alias	Data accesses to this region are remapped to bit band region. A write operation is performed as read-modify-write. Instruction accesses are not permitted.		

The following formula shows how the alias region maps onto the bit-band region:

bit_word_offset = (byte_offset x 32) + (bit_number x 4)

bit_word_addr = bit_band_base + bit_word_offset

where:

```
bit_word_offset
```

The position of the target bit in the bit-band memory region.

bit_word_addr

The address of the word in the alias memory region that maps to the targeted bit.

bit_band_base

The starting address of the alias region.

byte_offset

The number of the byte in the bit-band region that contains the targeted bit.

```
bit_number
```

The bit position, 0-7, of the targeted bit.

Figure 2-4 on page 65 shows examples of bit-band mapping between the SRAM bit-band alias region and the SRAM bit-band region:

■ The alias word at 0x23FF.FFE0 maps to bit 0 of the bit-band byte at 0x200F.FFFF:

```
0x23FF.FFE0 = 0x2200.0000 + (0x000F.FFFF*32) + (0*4)
```

■ The alias word at 0x23FF.FFFC maps to bit 7 of the bit-band byte at 0x200F.FFFF:

0x23FF.FFFC = 0x2200.0000 + (0x000F.FFFF*32) + (7*4)


■ The alias word at 0x2200.0000 maps to bit 0 of the bit-band byte at 0x2000.0000:

0x2200.0000 = 0x2200.0000 + (0*32) + (0*4)

■ The alias word at 0x2200.001C maps to bit 7 of the bit-band byte at 0x2000.0000:

0x2200.001C = 0x2200.0000+ (0*32) + (7*4)

Figure 2-4. Bit-Band Mapping



2.4.5.1 Directly Accessing an Alias Region

Writing to a word in the alias region updates a single bit in the bit-band region.

Bit 0 of the value written to a word in the alias region determines the value written to the targeted bit in the bit-band region. Writing a value with bit 0 set writes a 1 to the bit-band bit, and writing a value with bit 0 clear writes a 0 to the bit-band bit.

Bits 31:1 of the alias word have no effect on the bit-band bit. Writing 0x01 has the same effect as writing 0xFF. Writing 0x00 has the same effect as writing 0x0E.

When reading a word in the alias region, 0x0000.0000 indicates that the targeted bit in the bit-band region is clear and 0x0000.0001 indicates that the targeted bit in the bit-band region is set.


2.4.5.2 Directly Accessing a Bit-Band Region

"Behavior of Memory Accesses" on page 61 describes the behavior of direct byte, halfword, or word accesses to the bit-band regions.

2.4.6 Data Storage

The processor views memory as a linear collection of bytes numbered in ascending order from zero. For example, bytes 0-3 hold the first stored word, and bytes 4-7 hold the second stored word. Data is stored in little-endian format, with the least-significant byte (lsbyte) of a word stored at the lowest-numbered byte, and the most-significant byte (msbyte) stored at the highest-numbered byte. Figure 2-5 on page 66 illustrates how data is stored.

Figure 2-5. Data Storage



2.4.7 Synchronization Primitives

The Cortex-M3 instruction set includes pairs of synchronization primitives which provide a non-blocking mechanism that a thread or process can use to obtain exclusive access to a memory location. Software can use these primitives to perform a guaranteed read-modify-write memory update sequence or for a semaphore mechanism.

A pair of synchronization primitives consists of:

- A Load-Exclusive instruction, which is used to read the value of a memory location and requests exclusive access to that location.
- A Store-Exclusive instruction, which is used to attempt to write to the same memory location and returns a status bit to a register. If this status bit is clear, it indicates that the thread or process gained exclusive access to the memory and the write succeeds; if this status bit is set, it indicates that the thread or process did not gain exclusive access to the memory and no write was performed.

The pairs of Load-Exclusive and Store-Exclusive instructions are:

- The word instructions LDREX and STREX
- The halfword instructions LDREXH and STREXH
- The byte instructions LDREXB and STREXB

Software must use a Load-Exclusive instruction with the corresponding Store-Exclusive instruction.

To perform an exclusive read-modify-write of a memory location, software must:

- 1. Use a Load-Exclusive instruction to read the value of the location.
- 2. Modify the value, as required.
- 3. Use a Store-Exclusive instruction to attempt to write the new value back to the memory location.
- 4. Test the returned status bit.

If the status bit is clear, the read-modify-write completed successfully. If the status bit is set, no write was performed, which indicates that the value returned at step 1 might be out of date. The software must retry the entire read-modify-write sequence.

Software can use the synchronization primitives to implement a semaphore as follows:

- **1.** Use a Load-Exclusive instruction to read from the semaphore address to check whether the semaphore is free.
- **2.** If the semaphore is free, use a Store-Exclusive to write the claim value to the semaphore address.
- **3.** If the returned status bit from step 2 indicates that the Store-Exclusive succeeded, then the software has claimed the semaphore. However, if the Store-Exclusive failed, another process might have claimed the semaphore after the software performed step 1.

The Cortex-M3 includes an exclusive access monitor that tags the fact that the processor has executed a Load-Exclusive instruction. The processor removes its exclusive access tag if:

- It executes a CLREX instruction.
- It executes a Store-Exclusive instruction, regardless of whether the write succeeds.
- An exception occurs, which means the processor can resolve semaphore conflicts between different threads.

For more information about the synchronization primitive instructions, see the Cortex[™]-M3/M4 Instruction Set Technical User's Manual.

2.5 Exception Model

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions in Handler Mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 2-8 on page 69 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 21 interrupts (listed in Table 2-9 on page 70).

Priorities on the system handlers are set with the NVIC **System Handler Priority n (SYSPRIn)** registers. Interrupts are enabled through the NVIC **Interrupt Set Enable n (ENn)** register and prioritized with the NVIC **Interrupt Priority n (PRIn)** registers. Priorities can be grouped by splitting priority levels into preemption priorities and subpriorities. All the interrupt registers are described in "Nested Vectored Interrupt Controller (NVIC)" on page 83.

Internally, the highest user-programmable priority (0) is treated as fourth priority, after a Reset, Non-Maskable Interrupt (NMI), and a Hard Fault, in that order. Note that 0 is the default priority for all the programmable priorities.

Important: After a write to clear an interrupt source, it may take several processor cycles for the NVIC to see the interrupt source de-assert. Thus if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while the NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This situation can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See "Nested Vectored Interrupt Controller (NVIC)" on page 83 for more information on exceptions and interrupts.

2.5.1 Exception States

Each exception is in one of the following states:

- **Inactive.** The exception is not active and not pending.
- Pending. The exception is waiting to be serviced by the processor. An interrupt request from a peripheral or from software can change the state of the corresponding interrupt to pending.
- Active. An exception that is being serviced by the processor but has not completed.
 - **Note:** An exception handler can interrupt the execution of another exception handler. In this case, both exceptions are in the active state.
- Active and Pending. The exception is being serviced by the processor, and there is a pending exception from the same source.

2.5.2 Exception Types

The exception types are:

- Reset. Reset is invoked on power up or a warm reset. The exception model treats reset as a special form of exception. When reset is asserted, the operation of the processor stops, potentially at any point in an instruction. When reset is deasserted, execution restarts from the address provided by the reset entry in the vector table. Execution restarts as privileged execution in Thread mode.
- NMI. A non-maskable Interrupt (NMI) can be signaled using the NMI signal or triggered by software using the Interrupt Control and State (INTCTRL) register. This exception has the highest priority other than reset. NMI is permanently enabled and has a fixed priority of -2. NMIs cannot be masked or prevented from activation by any other exception or preempted by any exception other than reset.
- Hard Fault. A hard fault is an exception that occurs because of an error during exception processing, or because an exception cannot be managed by any other exception mechanism. Hard faults have a fixed priority of -1, meaning they have higher priority than any exception with configurable priority.
- Memory Management Fault. A memory management fault is an exception that occurs because of a memory protection related fault, including access violation and no match. The MPU or the fixed memory protection constraints determine this fault, for both instruction and data memory transactions. This fault is used to abort instruction accesses to Execute Never (XN) memory regions, even if the MPU is disabled.
- Bus Fault. A bus fault is an exception that occurs because of a memory-related fault for an
 instruction or data memory transaction such as a prefetch fault or a memory access fault. This
 fault can be enabled or disabled.
- Usage Fault. A usage fault is an exception that occurs because of a fault related to instruction execution, such as:
 - An undefined instruction
 - An illegal unaligned access
 - Invalid state on instruction execution

– An error on exception return

An unaligned address on a word or halfword memory access or division by zero can cause a usage fault when the core is properly configured.

- SVCall. A supervisor call (SVC) is an exception that is triggered by the SVC instruction. In an OS environment, applications can use SVC instructions to access OS kernel functions and device drivers.
- Debug Monitor. This exception is caused by the debug monitor (when not halting). This exception is only active when enabled. This exception does not activate if it is a lower priority than the current activation.
- PendSV. PendSV is a pendable, interrupt-driven request for system-level service. In an OS environment, use PendSV for context switching when no other exception is active. PendSV is triggered using the Interrupt Control and State (INTCTRL) register.
- SysTick. A SysTick exception is an exception that the system timer generates when it reaches zero when it is enabled to generate an interrupt. Software can also generate a SysTick exception using the Interrupt Control and State (INTCTRL) register. In an OS environment, the processor can use this exception as system tick.
- Interrupt (IRQ). An interrupt, or IRQ, is an exception signaled by a peripheral or generated by a software request and fed through the NVIC (prioritized). All interrupts are asynchronous to instruction execution. In the system, peripherals use interrupts to communicate with the processor. Table 2-9 on page 70 lists the interrupts on the LM3S300 controller.

For an asynchronous exception, other than reset, the processor can execute another instruction between when the exception is triggered and when the processor enters the exception handler.

Privileged software can disable the exceptions that Table 2-8 on page 69 shows as having configurable priority (see the **SYSHNDCTRL** register on page 118 and the **DISO** register on page 97).

For more information about hard faults, memory management faults, bus faults, and usage faults, see "Fault Handling" on page 74.

Exception Type	Vector Number	Priority ^a	Vector Address or Offset ^b	Activation
-	0	-	0x0000.0000	Stack top is loaded from the first entry of the vector table on reset.
Reset	1	-3 (highest)	0x0000.0004	Asynchronous
Non-Maskable Interrupt (NMI)	2	-2	0x0000.0008	Asynchronous
Hard Fault	3	-1	0x0000.000C	-
Memory Management	4	programmable ^c	0x0000.0010	Synchronous
Bus Fault	5	programmable ^c	0x0000.0014	Synchronous when precise and asynchronous when imprecise
Usage Fault	6	programmable ^c	0x0000.0018	Synchronous
-	7-10	-	-	Reserved
SVCall	11	programmable ^c	0x0000.002C	Synchronous
Debug Monitor	12	programmable ^c	0x0000.0030	Synchronous
-	13	-	-	Reserved

Table 2-8. Exception Types

Exception Type	Vector Number	Priority ^a	Vector Address or Offset ^b	Activation
PendSV	14	programmable ^c	0x0000.0038	Asynchronous
SysTick	15	programmable ^c	0x0000.003C	Asynchronous
Interrupts	16 and above	programmable ^d	0x0000.0040 and above	Asynchronous

Table 2-8. Exception Types (continued)

a. 0 is the default priority for all the programmable priorities.

b. See "Vector Table" on page 71.

c. See SYSPRI1 on page 115.

d. See **PRIn** registers on page 101.

Table 2-9. Interrupts

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description
0-15	-	0x0000.0000 - 0x0000.003C	Processor exceptions
16	0	0x0000.0040	GPIO Port A
17	1	0x0000.0044	GPIO Port B
18	2	0x0000.0048	GPIO Port C
19	3	0x0000.004C	GPIO Port D
20	4	0x0000.0050	GPIO Port E
21	5	0x0000.0054	UART0
22	6	0x0000.0058	UART1
23	7	0x0000.005C	SSI0
24	8	0x0000.0060	I ² C0
25-33	9-17	-	Reserved
34	18	0x0000.0088	Watchdog Timer 0
35	19	0x0000.008C	Timer 0A
36	20	0x0000.0090	Timer 0B
37	21	0x0000.0094	Timer 1A
38	22	0x0000.0098	Timer 1B
39	23	0x0000.009C	Timer 2A
40	24	0x0000.00A0	Timer 2B
41	25	0x0000.00A4	Analog Comparator 0
42	26	0x0000.00A8	Analog Comparator 1
43	27	0x0000.00AC	Analog Comparator 2
44	28	0x0000.00B0	System Control
45	29	0x0000.00B4	Flash Memory Control

2.5.3 Exception Handlers

The processor handles exceptions using:

- Interrupt Service Routines (ISRs). Interrupts (IRQx) are the exceptions handled by ISRs.
- **Fault Handlers.** Hard fault, memory management fault, usage fault, and bus fault are fault exceptions handled by the fault handlers.

• System Handlers. NMI, PendSV, SVCall, SysTick, and the fault exceptions are all system exceptions that are handled by system handlers.

2.5.4 Vector Table

The vector table contains the reset value of the stack pointer and the start addresses, also called exception vectors, for all exception handlers. The vector table is constructed using the vector address or offset shown in Table 2-8 on page 69. Figure 2-6 on page 71 shows the order of the exception vectors in the vector table. The least-significant bit of each vector must be 1, indicating that the exception handler is Thumb code

Figure 2-6. Vector Table

Exception number	IRQ number	Offset	Vector
45	29	0x00B4	IRQ29
18 17 16 15 14 13 12 11 10 9 8 7	2 1 0 -1 -2 -5	0x004C 0x0048 0x0044 0x0040 0x003C 0x0038	IRQ2 IRQ1 IRQ0 Systick PendSV Reserved Reserved SVCall Reserved
6 5	-10 -11	0x0018	Usage fault Bus fault
4 3 2	4 -12 3 -13		Memory management fault Hard fault NMI
1	- 14	0x0008 0x0004 0x0000	Reset Initial SP value

On system reset, the vector table is fixed at address 0x0000.0000. Privileged software can write to the **Vector Table Offset (VTABLE)** register to relocate the vector table start address to a different memory location, in the range 0x0000.0100 to 0x3FFF.FF00 (see "Vector Table" on page 71). Note that when configuring the **VTABLE** register, the offset must be aligned on a 256-byte boundary.

2.5.5 Exception Priorities

As Table 2-8 on page 69 shows, all exceptions have an associated priority, with a lower priority value indicating a higher priority and configurable priorities for all exceptions except Reset, Hard fault, and NMI. If software does not configure any priorities, then all exceptions with a configurable

priority have a priority of 0. For information about configuring exception priorities, see page 115 and page 101.

Note: Configurable priority values for the Stellaris implementation are in the range 0-7. This means that the Reset, Hard fault, and NMI exceptions, with fixed negative priority values, always have higher priority than any other exception.

For example, assigning a higher priority value to IRQ[0] and a lower priority value to IRQ[1] means that IRQ[1] has higher priority than IRQ[0]. If both IRQ[1] and IRQ[0] are asserted, IRQ[1] is processed before IRQ[0].

If multiple pending exceptions have the same priority, the pending exception with the lowest exception number takes precedence. For example, if both IRQ[0] and IRQ[1] are pending and have the same priority, then IRQ[0] is processed before IRQ[1].

When the processor is executing an exception handler, the exception handler is preempted if a higher priority exception occurs. If an exception occurs with the same priority as the exception being handled, the handler is not preempted, irrespective of the exception number. However, the status of the new interrupt changes to pending.

2.5.6 Interrupt Priority Grouping

To increase priority control in systems with interrupts, the NVIC supports priority grouping. This grouping divides each interrupt priority register entry into two fields:

- An upper field that defines the group priority
- A lower field that defines a subpriority within the group

Only the group priority determines preemption of interrupt exceptions. When the processor is executing an interrupt exception handler, another interrupt with the same group priority as the interrupt being handled does not preempt the handler.

If multiple pending interrupts have the same group priority, the subpriority field determines the order in which they are processed. If multiple pending interrupts have the same group priority and subpriority, the interrupt with the lowest IRQ number is processed first.

For information about splitting the interrupt priority fields into group priority and subpriority, see page 109.

2.5.7 Exception Entry and Return

Descriptions of exception handling use the following terms:

- Preemption. When the processor is executing an exception handler, an exception can preempt the exception handler if its priority is higher than the priority of the exception being handled. See "Interrupt Priority Grouping" on page 72 for more information about preemption by an interrupt. When one exception preempts another, the exceptions are called nested exceptions. See "Exception Entry" on page 73 more information.
- Return. Return occurs when the exception handler is completed, and there is no pending exception with sufficient priority to be serviced and the completed exception handler was not handling a late-arriving exception. The processor pops the stack and restores the processor state to the state it had before the interrupt occurred. See "Exception Return" on page 74 for more information.

- Tail-Chaining. This mechanism speeds up exception servicing. On completion of an exception handler, if there is a pending exception that meets the requirements for exception entry, the stack pop is skipped and control transfers to the new exception handler.
- Late-Arriving. This mechanism speeds up preemption. If a higher priority exception occurs during state saving for a previous exception, the processor switches to handle the higher priority exception and initiates the vector fetch for that exception. State saving is not affected by late arrival because the state saved is the same for both exceptions. Therefore, the state saving continues uninterrupted. The processor can accept a late arriving exception until the first instruction of the exception handler of the original exception enters the execute stage of the processor. On return from the exception handler of the late-arriving exception, the normal tail-chaining rules apply.

2.5.7.1 Exception Entry

Exception entry occurs when there is a pending exception with sufficient priority and either the processor is in Thread mode or the new exception is of higher priority than the exception being handled, in which case the new exception preempts the original exception.

When one exception preempts another, the exceptions are nested.

Sufficient priority means the exception has more priority than any limits set by the mask registers (see **PRIMASK** on page 55, **FAULTMASK** on page 56, and **BASEPRI** on page 57). An exception with less priority than this is pending but is not handled by the processor.

When the processor takes an exception, unless the exception is a tail-chained or a late-arriving exception, the processor pushes information onto the current stack. This operation is referred to as *stacking* and the structure of eight data words is referred to as *stack frame*.




Figure 2-7. Exception Stack Frame

Immediately after stacking, the stack pointer indicates the lowest address in the stack frame. Unless stack alignment is disabled, the stack frame is aligned to a double-word address. If the STKALIGN bit of the **Configuration Control (CCR)** register is set, stack align adjustment is performed during stacking.

The stack frame includes the return address, which is the address of the next instruction in the interrupted program. This value is restored to the **PC** at exception return so that the interrupted program resumes.

In parallel to the stacking operation, the processor performs a vector fetch that reads the exception handler start address from the vector table. When stacking is complete, the processor starts executing the exception handler. At the same time, the processor writes an EXC_RETURN value to the LR, indicating which stack pointer corresponds to the stack frame and what operation mode the processor was in before the entry occurred.

If no higher-priority exception occurs during exception entry, the processor starts executing the exception handler and automatically changes the status of the corresponding pending interrupt to active.

If another higher-priority exception occurs during exception entry, known as late arrival, the processor starts executing the exception handler for this exception and does not change the pending status of the earlier exception.

2.5.7.2 Exception Return

Exception return occurs when the processor is in Handler mode and executes one of the following instructions to load the EXC_RETURN value into the **PC**:

- An LDM or POP instruction that loads the PC
- A BX instruction using any register
- An LDR instruction with the **PC** as the destination

EXC_RETURN is the value loaded into the **LR** on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. The lowest four bits of this value provide information on the return stack and processor mode. Table 2-10 on page 74 shows the EXC_RETURN values with a description of the exception return behavior.

EXC_RETURN bits 31:4 are all set. When this value is loaded into the **PC**, it indicates to the processor that the exception is complete, and the processor initiates the appropriate exception return sequence.

EXC_RETURN[31:0]	Description	
0xFFFF.FFF0	Reserved	
0xFFFF.FFF1	Return to Handler mode.	
	Exception return uses state from MSP.	
	Execution uses MSP after return.	
0xFFFF.FFF2 - 0xFFFF.FFF8	Reserved	
0xFFFF.FFF9	Return to Thread mode.	
	Exception return uses state from MSP.	
	Execution uses MSP after return.	
0xFFFF.FFFA - 0xFFFF.FFFC	Reserved	
0xFFFF.FFFD	Return to Thread mode.	
	Exception return uses state from PSP .	
	Execution uses PSP after return.	
0xFFFF.FFFE - 0xFFFF.FFFF	Reserved	

Table 2-10. Exception Return Behavior

2.6 Fault Handling

Faults are a subset of the exceptions (see "Exception Model" on page 67). The following conditions generate a fault:

- A bus error on an instruction fetch or vector table load or a data access.
- An internally detected error such as an undefined instruction or an attempt to change state with a BX instruction.

- Attempting to execute an instruction from a memory region marked as Non-Executable (XN).
- An MPU fault because of a privilege violation or an attempt to access an unmanaged region.

2.6.1 Fault Types

Table 2-11 on page 75 shows the types of fault, the handler used for the fault, the corresponding fault status register, and the register bit that indicates the fault has occurred. See page 122 for more information about the fault status registers.

Fault	Handler	Fault Status Register	Bit Name
Bus error on a vector read	Hard fault	Hard Fault Status (HFAULTSTAT)	VECT
Fault escalated to a hard fault	Hard fault	Hard Fault Status (HFAULTSTAT)	FORCED
MPU or default memory mismatch on instruction access	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	IERR ^a
MPU or default memory mismatch on data access	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	DERR
MPU or default memory mismatch on exception stacking	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	MSTKE
MPU or default memory mismatch on exception unstacking	Memory management fault	Memory Management Fault Status (MFAULTSTAT)	MUSTKE
Bus error during exception stacking	Bus fault	Bus Fault Status (BFAULTSTAT)	BSTKE
Bus error during exception unstacking	Bus fault	Bus Fault Status (BFAULTSTAT)	BUSTKE
Bus error during instruction prefetch	Bus fault	Bus Fault Status (BFAULTSTAT)	IBUS
Precise data bus error	Bus fault	Bus Fault Status (BFAULTSTAT)	PRECISE
Imprecise data bus error	Bus fault	Bus Fault Status (BFAULTSTAT)	IMPRE
Attempt to access a coprocessor	Usage fault	Usage Fault Status (UFAULTSTAT)	NOCP
Undefined instruction	Usage fault	Usage Fault Status (UFAULTSTAT)	UNDEF
Attempt to enter an invalid instruction set state ^b	Usage fault	Usage Fault Status (UFAULTSTAT)	INVSTAT
Invalid EXC_RETURN value	Usage fault	Usage Fault Status (UFAULTSTAT)	INVPC
Illegal unaligned load or store	Usage fault	Usage Fault Status (UFAULTSTAT)	UNALIGN
Divide by 0	Usage fault	Usage Fault Status (UFAULTSTAT)	DIV0

Table 2-11. Faults

a. Occurs on an access to an XN region even if the MPU is disabled.

b. Attempting to use an instruction set other than the Thumb instruction set, or returning to a non load-store-multiple instruction with ICI continuation.

2.6.2 Fault Escalation and Hard Faults

All fault exceptions except for hard fault have configurable exception priority (see **SYSPRI1** on page 115). Software can disable execution of the handlers for these faults (see **SYSHNDCTRL** on page 118).

Usually, the exception priority, together with the values of the exception mask registers, determines whether the processor enters the fault handler, and whether a fault handler can preempt another fault handler as described in "Exception Model" on page 67.

In some situations, a fault with configurable priority is treated as a hard fault. This process is called priority escalation, and the fault is described as *escalated to hard fault*. Escalation to hard fault occurs when:

- A fault handler causes the same kind of fault as the one it is servicing. This escalation to hard fault occurs because a fault handler cannot preempt itself because it must have the same priority as the current priority level.
- A fault handler causes a fault with the same or lower priority as the fault it is servicing. This situation happens because the handler for the new fault cannot preempt the currently executing fault handler.
- An exception handler causes a fault for which the priority is the same as or lower than the currently executing exception.
- A fault occurs and the handler for that fault is not enabled.

If a bus fault occurs during a stack push when entering a bus fault handler, the bus fault does not escalate to a hard fault. Thus if a corrupted stack causes a fault, the fault handler executes even though the stack push for the handler failed. The fault handler operates but the stack contents are corrupted.

Note: Only Reset and NMI can preempt the fixed priority hard fault. A hard fault can preempt any exception other than Reset, NMI, or another hard fault.

2.6.3 Fault Status Registers and Fault Address Registers

The fault status registers indicate the cause of a fault. For bus faults and memory management faults, the fault address register indicates the address accessed by the operation that caused the fault, as shown in Table 2-12 on page 76.

Handler	Status Register Name	Address Register Name	Register Description
Hard fault	Hard Fault Status (HFAULTSTAT)	-	page 128
Memory management	Memory Management Fault Status	Memory Management Fault	page 122
fault	(MFAULTSTAT)	Address (MMADDR)	page 129
Bus fault	Bus Fault Status (BFAULTSTAT)	Bus Fault Address	page 122
		(FAULTADDR)	page 130
Usage fault	Usage Fault Status (UFAULTSTAT)	-	page 122

Table 2-12. Fault Status and Fault Address Registers

2.6.4 Lockup

The processor enters a lockup state if a hard fault occurs when executing the NMI or hard fault handlers. When the processor is in the lockup state, it does not execute any instructions. The processor remains in lockup state until it is reset, an NMI occurs, or it is halted by a debugger.

Note: If the lockup state occurs from the NMI handler, a subsequent NMI does not cause the processor to leave the lockup state.

2.7 **Power Management**

The Cortex-M3 processor sleep modes reduce power consumption:

- Sleep mode stops the processor clock.
- Deep-sleep mode stops the system clock and switches off the PLL and Flash memory.

The SLEEPDEEP bit of the **System Control (SYSCTRL)** register selects which sleep mode is used (see page 111). For more information about the behavior of the sleep modes, see "System Control" on page 158.

This section describes the mechanisms for entering sleep mode and the conditions for waking up from sleep mode, both of which apply to Sleep mode and Deep-sleep mode.

2.7.1 Entering Sleep Modes

This section describes the mechanisms software can use to put the processor into one of the sleep modes.

The system can generate spurious wake-up events, for example a debug operation wakes up the processor. Therefore, software must be able to put the processor back into sleep mode after such an event. A program might have an idle loop to put the processor back to sleep mode.

2.7.1.1 Wait for Interrupt

The wait for interrupt instruction, WFI, causes immediate entry to sleep mode unless the wake-up condition is true (see "Wake Up from WFI or Sleep-on-Exit" on page 77). When the processor executes a WFI instruction, it stops executing instructions and enters sleep mode. See the *Cortex*[™]-*M*3/*M*4 *Instruction Set Technical User's Manual* for more information.

2.7.1.2 Wait for Event

The wait for event instruction, WFE, causes entry to sleep mode conditional on the value of a one-bit event register. When the processor executes a WFE instruction, it checks the event register. If the register is 0, the processor stops executing instructions and enters sleep mode. If the register is 1, the processor clears the register and continues executing instructions without entering sleep mode.

If the event register is 1, the processor must not enter sleep mode on execution of a WFE instruction. Typically, this situation occurs if an SEV instruction has been executed. Software cannot access this register directly.

See the Cortex[™]-M3/M4 Instruction Set Technical User's Manual for more information.

2.7.1.3 Sleep-on-Exit

If the SLEEPEXIT bit of the **SYSCTRL** register is set, when the processor completes the execution of all exception handlers, it returns to Thread mode and immediately enters sleep mode. This mechanism can be used in applications that only require the processor to run when an exception occurs.

2.7.2 Wake Up from Sleep Mode

The conditions for the processor to wake up depend on the mechanism that cause it to enter sleep mode.

2.7.2.1 Wake Up from WFI or Sleep-on-Exit

Normally, the processor wakes up only when the NVIC detects an exception with sufficient priority to cause exception entry. Some embedded systems might have to execute system restore tasks after the processor wakes up and before executing an interrupt handler. Entry to the interrupt handler can be delayed by setting the PRIMASK bit and clearing the FAULTMASK bit. If an interrupt arrives that is enabled and has a higher priority than current exception priority, the processor wakes up but does not execute the interrupt handler until the processor clears PRIMASK. For more information about **PRIMASK** and **FAULTMASK**, see page 55 and page 56.

2.7.2.2 Wake Up from WFE

The processor wakes up if it detects an exception with sufficient priority to cause exception entry.

In addition, if the SEVONPEND bit in the **SYSCTRL** register is set, any new pending interrupt triggers an event and wakes up the processor, even if the interrupt is disabled or has insufficient priority to cause exception entry. For more information about **SYSCTRL**, see page 111.

2.8 Instruction Set Summary

The processor implements a version of the Thumb instruction set. Table 2-13 on page 78 lists the supported instructions.

Note: In Table 2-13 on page 78:

- Angle brackets, <>, enclose alternative forms of the operand
- Braces, {}, enclose optional operands
- The Operands column is not exhaustive
- Op2 is a flexible second operand that can be either a register or a constant
- Most instructions can use an optional condition code suffix

For more information on the instructions and operands, see the instruction descriptions in the Cortex[™]-M3/M4 Instruction Set Technical User's Manual.

Mnemonic	Operands	Brief Description	FlagsN,Z,C,V	
ADC, ADCS	{Rd,} Rn, Op2	Add with carry		
ADD, ADDS	{Rd,} Rn, Op2	Add	N,Z,C,V	
ADD, ADDW	{Rd,} Rn , #imm12	Add	N,Z,C,V	
ADR	Rd, label	Load PC-relative address	-	
AND, ANDS	{Rd,} Rn, Op2	Logical AND	N,Z,C	
ASR, ASRS	Rd, Rm, <rs #n></rs #n>	Arithmetic shift right	N,Z,C	
В	label	Branch	-	
BFC	Rd, #lsb, #width	Bit field clear	-	
BFI	Rd, Rn, #lsb, #width	Bit field insert	-	
BIC, BICS	{Rd,} Rn, Op2	Bit clear	N,Z,C	
BKPT	#imm	Breakpoint	-	
BL	label	Branch with link	-	
BLX	Rm	Branch indirect with link	-	
BX	Rm	Branch indirect	-	
CBNZ	Rn, label	Rn, label Compare and branch if non-zero		
CBZ	Rn, label Compare and branch if zero		-	
CLREX -		Clear exclusive	-	
CLZ	Rd, Rm	Count leading zeros	-	
CMN	Rn, Op2	Compare negative	N,Z,C,V	
СМР	Rn, Op2	Compare	N,Z,C,V	
CPSID	i	Change processor state, disable interrupts	-	
CPSIE i		Change processor state, enable interrupts	-	

Table 2-13. Cortex-M3 Instruction Summary

Mnemonic	Operands	Brief Description	Flags	
MB -		Data memory barrier	-	
DSB	- Data synchronization barrier		-	
EOR, EORS	{Rd, } Rn, Op2 Exclusive OR		N,Z,C	
ISB	-	Instruction synchronization barrier	-	
IT	-	If-Then condition block	-	
LDM	Rn{!}, reglist	Load multiple registers, increment after	-	
LDMDB, LDMEA	Rn{!}, reglist	Load multiple registers, decrement before	-	
LDMFD, LDMIA	Rn{!}, reglist	Load multiple registers, increment after	-	
LDR	Rt, [Rn, #offset]	Load register with word	-	
LDRB, LDRBT	Rt, [Rn, #offset]	Load register with byte	-	
LDRD	Rt, Rt2, [Rn, #offset]	Load register with two bytes	-	
LDREX	Rt, [Rn, #offset]	Load register exclusive	-	
LDREXB	Rt, [Rn]	Load register exclusive with byte	-	
JDREXH	Rt, [Rn]	Load register exclusive with halfword	-	
DRH, LDRHT	Rt, [Rn, #offset]	Load register with halfword	-	
DRSB, LDRSBT	Rt, [Rn, #offset]	Load register with signed byte	-	
DRSH, LDRSHT	Rt, [Rn, #offset]	Load register with signed halfword	-	
JDRT	Rt, [Rn, #offset]	Load register with word	-	
LSL, LSLS	Rd, Rm, <rs #n></rs #n>	Logical shift left	N,Z,C	
LSR, LSRS	Rd, Rm, <rs #n></rs #n>	Logical shift right	N,Z,C	
ILA	Rd, Rn, Rm, Ra	Multiply with accumulate, 32-bit result	-	
1LS	Rd, Rn, Rm, Ra	Multiply and subtract, 32-bit result	-	
10V, MOVS	Rd, Op2	Move	N,Z,C	
10V, MOVW	Rd, #imm16	Move 16-bit constant	N,Z,C	
IOVT	Rd, #imm16	Move top	-	
MRS	Rd, spec_reg	Move from special register to general register	-	
MSR	spec_reg, Rm	Move from general register to special register	N,Z,C,V	
MUL, MULS	{Rd,} Rn, Rm	Multiply, 32-bit result	N,Z	
IVN, MVNS	Rd, Op2	Move NOT	N,Z,C	
10P	-	No operation	-	
DRN, ORNS	{Rd,} Rn, Op2	Logical OR NOT	N,Z,C	
DRR, ORRS	{Rd,} Rn, Op2	Logical OR	N,Z,C	
POP	reglist	Pop registers from stack	-	
PUSH	reglist	Push registers onto stack	-	
RBIT	Rd, Rn	Reverse bits	-	
REV	Rd, Rn	Reverse byte order in a word	-	
REV16	Rd, Rn	Reverse byte order in each halfword	-	
REVSH	Rd, Rn	Reverse byte order in bottom halfword and sign extend	-	

Mnemonic	Operands	Brief Description	Flags	
ROR, RORS	Rd, Rm, <rs #n></rs #n>	Rotate right	N,Z,C	
RRX, RRXS	Rd, Rm	Rotate right with extend	N,Z,C	
RSB, RSBS	{Rd,} Rn, Op2	Reverse subtract	N,Z,C,V	
SBC, SBCS	{Rd,} Rn, Op2	Subtract with carry	N,Z,C,V	
SBFX	Rd, Rn, #lsb, #width	Signed bit field extract	-	
SDIV	{Rd,} Rn, Rm	Signed divide	-	
SEV	-	Send event	-	
SMLAL	RdLo, RdHi, Rn, Rm	Signed multiply with accumulate (32x32+64), 64-bit result	-	
SMULL	RdLo, RdHi, Rn, Rm	Signed multiply (32x32), 64-bit result	-	
SSAT	Rd, #n, Rm {,shift #s}	Signed saturate	Q	
STM	Rn{!}, reglist	Store multiple registers, increment after	-	
STMDB, STMEA	Rn{!}, reglist	Store multiple registers, decrement before	-	
STMFD, STMIA	Rn{!}, reglist	Store multiple registers, increment after	-	
STR	Rt, [Rn {, #offset}]	Store register word	-	
STRB, STRBT	Rt, [Rn {, #offset}]	Store register byte	-	
STRD	Rt, Rt2, [Rn {, #offset}]	Store register two words	-	
STREX	Rt, Rt, [Rn {, #offset}]	Store register exclusive	-	
STREXB	Rd, Rt, [Rn]	Store register exclusive byte	-	
STREXH	Rd, Rt, [Rn]	Store register exclusive halfword	-	
STRH, STRHT	Rt, [Rn {, #offset}]	Store register halfword	-	
STRSB, STRSBT	Rt, [Rn {, #offset}]	Store register signed byte	-	
STRSH, STRSHT	Rt, [Rn {, #offset}]	Store register signed halfword	-	
STRT	Rt, [Rn {, #offset}]	Store register word	-	
SUB, SUBS	{Rd,} Rn, Op2	Subtract	N,Z,C,V	
SUB, SUBW	{Rd,} Rn, #imm12	Subtract 12-bit constant	N,Z,C,V	
SVC	#imm	Supervisor call	-	
SXTB	{Rd,} Rm {,ROR #n}	Sign extend a byte	-	
SXTH	{Rd,} Rm {,ROR #n}	Sign extend a halfword	-	
ГВВ	[Rn, Rm]	Table branch byte	-	
ГВН	[Rn, Rm, LSL #1]	Table branch halfword	-	
TEQ	Rn, Op2	Test equivalence	N,Z,C	
IST	Rn, Op2	Test	N,Z,C	
JBFX	Rd, Rn, #lsb, #width	Unsigned bit field extract	-	
JDIV	{Rd,} Rn, Rm	Unsigned divide	-	
UMLAL	RdLo, RdHi, Rn, Rm	Unsigned multiply with accumulate (32x32+32+32), 64-bit result	-	
JMULL	RdLo, RdHi, Rn, Rm	Unsigned multiply (32x 2), 64-bit result	-	
USAT	Rd, #n, Rm {,shift #s}	Unsigned Saturate	Q	
JXTB	{Rd,} Rm, {,ROR #n}	Zero extend a Byte	-	
UXTH	{Rd,} Rm, {,ROR #n}	Zero extend a Halfword	-	

Table 2-13. Cortex-M3 Instruction Summary (continued)

Mnemonic	Operands	Brief Description	Flags
WFE	-	Wait for event	-
WFI	-	Wait for interrupt	-

3 Cortex-M3 Peripherals

This chapter provides information on the Stellaris[®] implementation of the Cortex-M3 processor peripherals, including:

SysTick (see page 82)

Provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism.

- Nested Vectored Interrupt Controller (NVIC) (see page 83)
 - Facilitates low-latency exception and interrupt handling
 - Controls power management
 - Implements system control registers
- System Control Block (SCB) (see page 85)

Provides system implementation information and system control, including configuration, control, and reporting of system exceptions.

Memory Protection Unit (MPU) (see page 85)

Supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

Table 3-1 on page 82 shows the address map of the Private Peripheral Bus (PPB). Some peripheral register regions are split into two address regions, as indicated by two addresses listed.

Address	Core Peripheral	Description (see page)
0xE000.E010-0xE000.E01F	System Timer	82
0xE000.E100-0xE000.E4EF	Nested Vectored Interrupt Controller	83
0xE000.EF00-0xE000.EF03		
0xE000.ED00-0xE000.ED3F	System Control Block	85
0xE000.ED90-0xE000.EDB8	Memory Protection Unit	85

Table 3-1. Core Peripheral Register Regions

3.1 Functional Description

This chapter provides information on the Stellaris implementation of the Cortex-M3 processor peripherals: SysTick, NVIC, SCB and MPU.

3.1.1 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick, which provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example as:

- An RTOS tick timer that fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.

- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter used to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNT bit in the STCTRL control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

The timer consists of three registers:

- SysTick Control and Status (STCTRL): A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- SysTick Reload Value (STRELOAD): The reload value for the counter, used to provide the counter's wrap value.
- SysTick Current Value (STCURRENT): The current value of the counter.

When enabled, the timer counts down on each clock from the reload value to zero, reloads (wraps) to the value in the **STRELOAD** register on the next clock edge, then decrements on subsequent clocks. Clearing the **STRELOAD** register disables the counter on the next wrap. When the counter reaches zero, the COUNT status bit is set. The COUNT bit clears on reads.

Writing to the **STCURRENT** register clears the register and the COUNT status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

The SysTick counter runs on the system clock. If this clock signal is stopped for low power mode, the SysTick counter stops. Ensure software uses aligned word accesses to access the SysTick registers.

Note: When the processor is halted for debugging, the counter does not decrement.

3.1.2 Nested Vectored Interrupt Controller (NVIC)

This section describes the Nested Vectored Interrupt Controller (NVIC) and the registers it uses. The NVIC supports:

- 21 interrupts.
- A programmable priority level of 0-7 for each interrupt. A higher level corresponds to a lower priority, so level 0 is the highest interrupt priority.
- Low-latency exception and interrupt handling.
- Level and pulse detection of interrupt signals.
- Dynamic reprioritization of interrupts.
- Grouping of priority values into group priority and subpriority fields.
- Interrupt tail-chaining.
- An external Non-maskable interrupt (NMI).

The processor automatically stacks its state on exception entry and unstacks this state on exception exit, with no instruction overhead, providing low latency exception handling.

3.1.2.1 Level-Sensitive and Pulse Interrupts

The processor supports both level-sensitive and pulse interrupts. Pulse interrupts are also described as edge-triggered interrupts.

A level-sensitive interrupt is held asserted until the peripheral deasserts the interrupt signal. Typically this happens because the ISR accesses the peripheral, causing it to clear the interrupt request. A pulse interrupt is an interrupt signal sampled synchronously on the rising edge of the processor clock. To ensure the NVIC detects the interrupt, the peripheral must assert the interrupt signal for at least one clock cycle, during which the NVIC detects the pulse and latches the interrupt.

When the processor enters the ISR, it automatically removes the pending state from the interrupt (see "Hardware and Software Control of Interrupts" on page 84 for more information). For a level-sensitive interrupt, if the signal is not deasserted before the processor returns from the ISR, the interrupt becomes pending again, and the processor must execute its ISR again. As a result, the peripheral can hold the interrupt signal asserted until it no longer needs servicing.

3.1.2.2 Hardware and Software Control of Interrupts

The Cortex-M3 latches all interrupts. A peripheral interrupt becomes pending for one of the following reasons:

- The NVIC detects that the interrupt signal is High and the interrupt is not active.
- The NVIC detects a rising edge on the interrupt signal.
- Software writes to the corresponding interrupt set-pending register bit, or to the Software Trigger Interrupt (SWTRIG) register to make a Software-Generated Interrupt pending. See the INT bit in the PEND0 register on page 98 or SWTRIG on page 103.

A pending interrupt remains pending until one of the following:

- The processor enters the ISR for the interrupt, changing the state of the interrupt from pending to active. Then:
 - For a level-sensitive interrupt, when the processor returns from the ISR, the NVIC samples the interrupt signal. If the signal is asserted, the state of the interrupt changes to pending, which might cause the processor to immediately re-enter the ISR. Otherwise, the state of the interrupt changes to inactive.
 - For a pulse interrupt, the NVIC continues to monitor the interrupt signal, and if this is pulsed the state of the interrupt changes to pending and active. In this case, when the processor returns from the ISR the state of the interrupt changes to pending, which might cause the processor to immediately re-enter the ISR.

If the interrupt signal is not pulsed while the processor is in the ISR, when the processor returns from the ISR the state of the interrupt changes to inactive.

- Software writes to the corresponding interrupt clear-pending register bit
 - For a level-sensitive interrupt, if the interrupt signal is still asserted, the state of the interrupt does not change. Otherwise, the state of the interrupt changes to inactive.

- For a pulse interrupt, the state of the interrupt changes to inactive, if the state was pending or to active, if the state was active and pending.

3.1.3 System Control Block (SCB)

The System Control Block (SCB) provides system implementation information and system control, including configuration, control, and reporting of the system exceptions.

3.1.4 Memory Protection Unit (MPU)

This section describes the Memory protection unit (MPU). The MPU divides the memory map into a number of regions and defines the location, size, access permissions, and memory attributes of each region. The MPU supports independent attribute settings for each region, overlapping regions, and export of memory attributes to the system.

The memory attributes affect the behavior of memory accesses to the region. The Cortex-M3 MPU defines eight separate memory regions, 0-7, and a background region.

When memory regions overlap, a memory access is affected by the attributes of the region with the highest number. For example, the attributes for region 7 take precedence over the attributes of any region that overlaps region 7.

The background region has the same memory access attributes as the default memory map, but is accessible from privileged software only.

The Cortex-M3 MPU memory map is unified, meaning that instruction accesses and data accesses have the same region settings.

If a program accesses a memory location that is prohibited by the MPU, the processor generates a memory management fault, causing a fault exception and possibly causing termination of the process in an OS environment. In an OS environment, the kernel can update the MPU region setting dynamically based on the process to be executed. Typically, an embedded OS uses the MPU for memory protection.

Configuration of MPU regions is based on memory types (see "Memory Regions, Types and Attributes" on page 60 for more information).

Table 3-2 on page 85 shows the possible MPU region attributes. See the section called "MPU Configuration for a Stellaris Microcontroller" on page 89 for guidelines for programming a microcontroller implementation.

Memory Type	Description	
Strongly Ordered All accesses to Strongly Ordered memory occur in program or		
Device	Memory-mapped peripherals	
Normal	Normal memory	

Table 3-2. Memory Attributes Summary

To avoid unexpected behavior, disable the interrupts before updating the attributes of a region that the interrupt handlers might access.

Ensure software uses aligned accesses of the correct size to access MPU registers:

- Except for the MPU Region Attribute and Size (MPUATTR) register, all MPU registers must be accessed with aligned word accesses.
- The **MPUATTR** register can be accessed with byte or aligned halfword or word accesses.

The processor does not support unaligned accesses to MPU registers.

When setting up the MPU, and if the MPU has previously been programmed, disable unused regions to prevent any previous region settings from affecting the new MPU setup.

3.1.4.1 Updating an MPU Region

To update the attributes for an MPU region, the **MPU Region Number (MPUNUMBER)**, **MPU Region Base Address (MPUBASE)** and **MPUATTR** registers must be updated. Each register can be programmed separately or with a multiple-word write to program all of these registers. You can use the **MPUBASEx** and **MPUATTRx** aliases to program up to four regions simultaneously using an STM instruction.

Updating an MPU Region Using Separate Words

This example simple code configures one region:

```
; R1 = region number
; R2 = size/enable
; R3 = attributes
; R4 = address
LDR R0,=MPUNUMBER ; 0xE000ED98, MPU region number register
STR R1, [R0, #0x0] ; Region Number
STR R4, [R0, #0x4] ; Region Base Address
STRH R2, [R0, #0x8] ; Region Size and Enable
STRH R3, [R0, #0xA] ; Region Attribute
```

Disable a region before writing new region settings to the MPU if you have previously enabled the region being changed. For example:

```
; R1 = region number
; R2 = size/enable
; R3 = attributes
; R4 = address
                         ; 0xE000ED98, MPU region number register
; Region Number
LDR R0,=MPUNUMBER
STR R1, [R0, #0x0]
BIC R2, R2, #1
                           ; Disable
STRH R2, [R0, #0x8]
STR R4, [R0, #0x4]
STRH R3, [R0, #0xA]
                           ; Region Size and Enable
                           ; Region Base Address
                           ; Region Attribute
ORR R2, #1
                            ; Enable
STRH R2, [R0, #0x8]
                           ; Region Size and Enable
```

Software must use memory barrier instructions:

- Before MPU setup, if there might be outstanding memory transfers, such as buffered writes, that might be affected by the change in MPU settings.
- After MPU setup, if it includes memory transfers that must use the new MPU settings.

However, memory barrier instructions are not required if the MPU setup process starts by entering an exception handler, or is followed by an exception return, because the exception entry and exception return mechanism cause memory barrier behavior.

Software does not need any memory barrier instructions during MPU setup, because it accesses the MPU through the Private Peripheral Bus (PPB), which is a Strongly Ordered memory region.

For example, if all of the memory access behavior is intended to take effect immediately after the programming sequence, then a DSB instruction and an ISB instruction should be used. A DSB is required after changing MPU settings, such as at the end of context switch. An ISB is required if the code that programs the MPU region or regions is entered using a branch or call. If the programming sequence is entered using a return from exception, or by taking an exception, then an ISB is not required.

Updating an MPU Region Using Multi-Word Writes

The MPU can be programmed directly using multi-word writes, depending how the information is divided. Consider the following reprogramming:

```
; R1 = region number
; R2 = address
; R3 = size, attributes in one
LDR R0, =MPUNUMBER ; 0xE000ED98, MPU region number register
STR R1, [R0, #0x0] ; Region Number
STR R2, [R0, #0x4] ; Region Base Address
STR R3, [R0, #0x8] ; Region Attribute, Size and Enable
```

An STM instruction can be used to optimize this:

```
; R1 = region number
; R2 = address
; R3 = size, attributes in one
LDR R0, =MPUNUMBER ; 0xE000ED98, MPU region number register
STM R0, {R1-R3} ; Region number, address, attribute, size and enable
```

This operation can be done in two words for pre-packed information, meaning that the **MPU Region Base Address (MPUBASE)** register (see page 135) contains the required region number and has the VALID bit set. This method can be used when the data is statically packed, for example in a boot loader:

Subregions


Regions of 256 bytes or more are divided into eight equal-sized subregions. Set the corresponding bit in the SRD field of the **MPU Region Attribute and Size (MPUATTR)** register (see page 137) to disable a subregion. The least-significant bit of the SRD field controls the first subregion, and the most-significant bit controls the last subregion. Disabling a subregion means another region overlapping the disabled range matches instead. If no other enabled region overlaps the disabled subregion, the MPU issues a fault.

Regions of 32, 64, and 128 bytes do not support subregions. With regions of these sizes, the SRD field must be configured to 0×00 , otherwise the MPU behavior is unpredictable.

Example of SRD Use

Two regions with the same base address overlap. Region one is 128 KB, and region two is 512 KB. To ensure the attributes from region one apply to the first 128 KB region, configure the SRD field for region two to 0x03 to disable the first two subregions, as Figure 3-1 on page 88 shows.

Figure 3-1. SRD Use Example



3.1.4.2 MPU Access Permission Attributes

The access permission bits, TEX, S, C, B, AP, and XN of the **MPUATTR** register, control access to the corresponding memory region. If an access is made to an area of memory without the required permissions, then the MPU generates a permission fault.

Table 3-3 on page 88 shows the encodings for the TEX, C, B, and S access permission bits. All encodings are shown for completeness, however the current implementation of the Cortex-M3 does not support the concept of cacheability or shareability. Refer to the section called "MPU Configuration for a Stellaris Microcontroller" on page 89 for information on programming the MPU for Stellaris implementations.

TEX	S	С	В	Memory Type	Shareability	Other Attributes
000b	x ^a	0	0	Strongly Ordered	Shareable	-
000	x ^a	0	1	Device	Shareable	-
000	0	1	0	Normal	Not shareable	
000	1	1	0	Normal	Shareable	Outer and inner
000	0	1	1	Normal	Not shareable	write-through. No write allocate.
000	1	1	1	Normal	Shareable	
001	0	0	0	Normal	Not shareable	Outer and inner
001	1	0	0	Normal	Shareable	noncacheable.
001	x ^a	0	1	Reserved encoding	-	-
001	x ^a	1	0	Reserved encoding	-	-
001	0	1	1	Normal	Not shareable	Outer and inner
001	1	1	1	Normal	Shareable	write-back. Write and read allocate.
010	x ^a	0	0	Device	Not shareable	Nonshared Device.
010	x ^a	0	1	Reserved encoding	-	-
010	x ^a	1	x ^a	Reserved encoding	-	-

Table 3-3. TEX, S, C, and B Bit Field Encoding

TEX	S	С	В	Memory Type	Shareability	Other Attributes		
1BB	0	А	А	Normal	Not shareable	Cached memory (BB =		
1BB	1	A A Normal		Normal	Shareable	outer policy, AA = inner policy).		
						See Table 3-4 for the encoding of the AA and BB bits.		

Table 3-3, TEX.	, C, and B Bit Field Encoding (co	ontinued)
	, e, and b bit i lora Enobaling (e.	sincina day

a. The MPU ignores the value of this bit.

Table 3-4 on page 89 shows the cache policy for memory attribute encodings with a TEX value in the range of 0x4-0x7.

Table 3-4. Cache Policy for Memory Attribute Encoding

Encoding, AA or BB	Corresponding Cache Policy
00	Non-cacheable
01	Write back, write and read allocate
10	Write through, no write allocate
11	Write back, no write allocate

Table 3-5 on page 89 shows the AP encodings in the **MPUATTR** register that define the access permissions for privileged and unprivileged software.

Table 3-5. AP Bit Field Encoding

AP Bit Field	Privileged Permissions	Unprivileged Permissions	Description
000	No access	No access	All accesses generate a permission fault.
001	R/W	No access	Access from privileged software only.
010	R/W	RO	Writes by unprivileged software generate a permission fault.
011	R/W	R/W	Full access.
100	Unpredictable	Unpredictable	Reserved.
101	RO	No access	Reads by privileged software only.
110	RO	RO	Read-only, by privileged or unprivileged software.
111	RO	RO	Read-only, by privileged or unprivileged software.

MPU Configuration for a Stellaris Microcontroller

Stellaris microcontrollers have only a single processor and no caches. As a result, the MPU should be programmed as shown in Table 3-6 on page 89.

Table 3-6. Memory Region Attributes for Stellaris Microcontrollers

Memory Region	TEX	S	С	В	Memory Type and Attributes
Flash memory	000b	0	1	0	Normal memory, non-shareable, write-through
Internal SRAM	000b	1	1	0	Normal memory, shareable, write-through
External SRAM	000b	1	1	1	Normal memory, shareable, write-back, write-allocate
Peripherals	000b	1	0	1	Device memory, shareable

In current Stellaris microcontroller implementations, the shareability and cache policy attributes do not affect the system behavior. However, using these settings for the MPU regions can make the application code more portable. The values given are for typical situations.

3.1.4.3 MPU Mismatch

When an access violates the MPU permissions, the processor generates a memory management fault (see "Exceptions and Interrupts" on page 59 for more information). The **MFAULTSTAT** register indicates the cause of the fault. See page 122 for more information.

3.2 Register Map

Table 3-7 on page 90 lists the Cortex-M3 Peripheral SysTick, NVIC, MPU and SCB registers. The offset listed is a hexadecimal increment to the register's address, relative to the Core Peripherals base address of 0xE000.E000.

Note: Register spaces that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Offset	Name	Description	See page		
System T	imer (SysTick) Registers	\$		·	
0x010	STCTRL	R/W	0x0000.0000	SysTick Control and Status Register	92
0x014	STRELOAD	R/W	0x0000.0000	SysTick Reload Value Register	94
0x018	STCURRENT	R/WC	0x0000.0000	SysTick Current Value Register	95
Nested V	ectored Interrupt Contro	ller (NVIC)	Registers		
0x100	EN0	R/W	0x0000.0000	Interrupt 0-29 Set Enable	96
0x180	DISO	R/W	0x0000.0000	Interrupt 0-29 Clear Enable	97
0x200	PEND0	R/W	0x0000.0000	Interrupt 0-29 Set Pending	98
0x280	UNPEND0	R/W	0x0000.0000	Interrupt 0-29 Clear Pending	99
0x300	ACTIVE0	RO	0x0000.0000	Interrupt 0-29 Active Bit	100
0x400	PRI0	R/W	0x0000.0000	Interrupt 0-3 Priority	101
0x404	PRI1	R/W	0x0000.0000	Interrupt 4-7 Priority	101
0x408	PRI2	R/W	0x0000.0000	Interrupt 8-11 Priority	101
0x40C	PRI3	R/W	0x0000.0000	Interrupt 12-15 Priority	101
0x410	PRI4	R/W	0x0000.0000	Interrupt 16-19 Priority	101
0x414	PRI5	R/W	0x0000.0000	Interrupt 20-23 Priority	101
0x418	PRI6	R/W	0x0000.0000	Interrupt 24-27 Priority	101
0x41C	PRI7	R/W	0x0000.0000	Interrupt 28-29 Priority	101
0xF00	SWTRIG	WO	0x0000.0000	Software Trigger Interrupt	103

Table 3-7. Peripherals Register Map

Offset	Name	Туре	Reset	Description	See page
System C	ontrol Block (SCB) Regi	sters			
0xD00	CPUID	RO	0x410F.C231	CPU ID Base	104
0xD04	INTCTRL	R/W	0x0000.0000	Interrupt Control and State	105
0xD08	VTABLE	R/W	0x0000.0000	Vector Table Offset	108
0xD0C	APINT	R/W	0xFA05.0000	Application Interrupt and Reset Control	109
0xD10	SYSCTRL	R/W	0x0000.0000	System Control	111
0xD14	CFGCTRL	R/W	0x0000.0000	Configuration and Control	113
0xD18	SYSPRI1	R/W	0x0000.0000	System Handler Priority 1	115
0xD1C	SYSPRI2	R/W	0x0000.0000	System Handler Priority 2	116
0xD20	SYSPRI3	R/W	0x0000.0000	System Handler Priority 3	117
0xD24	SYSHNDCTRL	R/W	0x0000.0000	System Handler Control and State	118
0xD28	FAULTSTAT	R/W1C	0x0000.0000	Configurable Fault Status	122
0xD2C	HFAULTSTAT	R/W1C	0x0000.0000	Hard Fault Status	128
0xD34	MMADDR	R/W	-	Memory Management Fault Address	129
0xD38	FAULTADDR	R/W	-	Bus Fault Address	130
Memory F	Protection Unit (MPU) Re	egisters			
0xD90	MPUTYPE	RO	0x0000.0800	МРИ Туре	131
0xD94	MPUCTRL	R/W	0x0000.0000	MPU Control	132
0xD98	MPUNUMBER	R/W	0x0000.0000	MPU Region Number	134
0xD9C	MPUBASE	R/W	0x0000.0000	MPU Region Base Address	135
0xDA0	MPUATTR	R/W	0x0000.0000	MPU Region Attribute and Size	137
0xDA4	MPUBASE1	R/W	0x0000.0000	MPU Region Base Address Alias 1	135
0xDA8	MPUATTR1	R/W	0x0000.0000	MPU Region Attribute and Size Alias 1	137
0xDAC	MPUBASE2	R/W	0x0000.0000	MPU Region Base Address Alias 2	135
0xDB0	MPUATTR2	R/W	0x0000.0000	MPU Region Attribute and Size Alias 2	137
0xDB4	MPUBASE3	R/W	0x0000.0000	MPU Region Base Address Alias 3	135
0xDB8	MPUATTR3	R/W	0x0000.0000	MPU Region Attribute and Size Alias 3	137

Table 3-7. Peripherals Register Map (continued)

3.3 System Timer (SysTick) Register Descriptions

This section lists and describes the System Timer registers, in numerical order by address offset.

Register 1: SysTick Control and Status Register (STCTRL), offset 0x010

Note: This register can only be accessed from privileged mode.

The SysTick **STCTRL** register enables the SysTick features.

SysTick Control and Status Register (STCTRL)

Base 0xE000.E000 Offset 0x010 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1 1	reserved	1 I		1			1 1		COUNT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I				I	reserved			1	1	•		CLK_SRC	INTEN	ENABLE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0						
Bit/Field Name Type Reset								Des	cription							
31:17 reserved RO 0x000 Software should no compatibility with fu preserved across a											ure prod	ucts, the	value o	f a reserv		
	16		COUI	NT	R	0	0	Cou	int Flag							
								Valu	ue	Descri	otion					
0									sTick tim was rea		ot count	ed to 0 sir	nce the l	ast time		
								1		,	vsTick tin was rea		counted	to 0 since	e the las	t time
This bit is cleared by a read of the register or if the STCURF is written with any value. If read by the debugger using the DAP, this bit is cleared of MasterType bit in the AHB-AP Control Register is clear the COUNT bit is not changed by the debugger read. See the Debug Interface V5 Architecture Specification for more in MasterType.										ed only i lear. Ot ee the A	f the herwise, <i>RM</i> ®					
	15:3		reserv	ved	R	0	0x000	com	patibility	with fut	ure prod		value o	served bit. f a reserv on.	•	
	2		CLK_S	SRC	R/	W	0	Cloc	ck Sourc	е						
								Valu	ue Desc	ription						
								0		nal refe		ock. (Not	implem	ented for	most S	tellaris
								1		em clock	,					
							Because an external reference clock is not implemented, this bit must be set in order for SysTick to operate.									

Bit/Field	Name	Туре	Reset	Descriptio	on					
1	INTEN	R/W	0	Interrupt Enable						
				Value	Description					
				0	Interrupt generation is disabled. Software can use the COUNT bit to determine if the counter has ever reached 0.					
				1	An interrupt is generated to the NVIC when SysTick counts to 0.					
0	ENABLE	R/W	0	Enable						
				Value	Description					
				0	The counter is disabled.					
				1	Enables SysTick to operate in a multi-shot way. That is, the counter loads the RELOAD value and begins counting down. On reaching 0, the COUNT bit is set and an interrupt is generated if enabled by INTEN. The counter then loads the RELOAD value again and begins counting.					

SysTick Reload Value Register (STRELOAD)

Register 2: SysTick Reload Value Register (STRELOAD), offset 0x014

Note: This register can only be accessed from privileged mode.

The **STRELOAD** register specifies the start value to load into the **SysTick Current Value** (**STCURRENT**) register when the counter reaches 0. The start value can be between 0x1 and 0x00FF.FFFF. A start value of 0 is possible but has no effect because the SysTick interrupt and the COUNT bit are activated when counting from 1 to 0.

SysTick can be configured as a multi-shot timer, repeated over and over, firing every N+1 clock pulses, where N is any value from 1 to 0x00FF.FFFF. For example, if a tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD field.

Base 0xE000.E000 Offset 0x014 Type R/W, reset 0x0000.0000 31 30 29 28 21 20 16 27 26 25 24 23 22 19 18 17 RELOAD reserved RO RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W Туре RO 0 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 1 RELOAD R/W R/W R/W Туре R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Туре 31:24 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. RELOAD 23:0 R/W 0x00.0000 **Reload Value** Value to load into the SysTick Current Value (STCURRENT) register when the counter reaches 0.

July 14, 2014

Register 3: SysTick Current Value Register (STCURRENT), offset 0x018

Note: This register can only be accessed from privileged mode.

The **STCURRENT** register contains the current value of the SysTick counter.

SysTick Current Value Register (STCURRENT)

Base 0xE000.E000 Offset 0x018

Type R/WC, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	rese	rved		г г					CUR	I RENT		ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	1	1				CUR	RENT			•			1	'
Туре	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC	R/WC
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Name Type Reset					Des	cription									
	31:24		reserv	ved	R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
	23:0		CURR	ENT	R/V	VC	0x00.000	0 Cur	rent Valu	е						
												the time	•			
								0			0	with any			•	

3.4 NVIC Register Descriptions

This section lists and describes the NVIC registers, in numerical order by address offset.

The NVIC registers can only be fully accessed from privileged mode, but interrupts can be pended while in unprivileged mode by enabling the **Configuration and Control (CFGCTRL)** register. Any other unprivileged mode access causes a bus fault.

Ensure software uses correctly aligned register accesses. The processor does not support unaligned accesses to NVIC registers.

An interrupt can enter the pending state even if it is disabled.

Before programming the **VTABLE** register to relocate the vector table, ensure the vector table entries of the new vector table are set up for fault handlers, NMI, and all enabled exceptions such as interrupts. For more information, see page 108.

Register 4: Interrupt 0-29 Set Enable (EN0), offset 0x100

Note: This register can only be accessed from privileged mode.

The **EN0** register enables interrupts and shows which interrupts are enabled. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 70 for interrupt assignments.

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.

Base Offse	0xE000.I t 0x100		0.0000	(ENO)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	rese	rved		I			1 1									
Type Reset	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[r	I	ı			1 1	IN	IT.	[1	r	1	1	1	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
B	Bit/Field Name Type Reset							Des	cription							
	31:30		reser	ved	R	0	0x0	com	patibility	with fut	ure produ	ucts, the	of a resolution of a resolutio	a reserv	•	vide nould be
	29:0		IN	Г	R/	W	0x000.0000	Inter	rrupt Ena	able						
								Valu	ue	Descri	ption					
								0		On a re	ead, indi	cates the	e interrup	ot is disa	bled.	
										On a w	rite, no e	effect.				
								1		On a re	ead, indi	cates the	e interrup	ot is enal	bled.	
								On a write, enables the interrupt.								
								A bit can only be cleared by setting the corresponding INT[n] bit in the DISn register.								bit in

Interrupt 0-29 Set Enable (EN0)

Register 5: Interrupt 0-29 Clear Enable (DIS0), offset 0x180

Note: This register can only be accessed from privileged mode.

The **DIS0** register disables interrupts. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 70 for interrupt assignments.

Inter	rupt 0-2	29 Clea	ır Enabl	e (DIS0)											
Offse	0xE000.8 t 0x180 R/W, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ	rese	rved					1 1			IT	1	1	1	1	1	·
Type Reset	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W
Reset												-			U	0
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								IN	NT							-
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	U	0	0	0	0	0
	:t/E:ald		Nam		т.		Deest	Dee								
В	it/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:30		reserv	ved	R	0	0x0	Soft	ware sho	ould not	rely on t	he value	of a res	erved bit	. To prov	/ide
									npatibility						ed bit st	nould be
								pres	served ad	cross a r	ead-mo	aity-write	operatio	on.		
	29:0		IN	Г	R/	W	0x000.0000) Inte	rrupt Dis	able						
								Val	ue Desc	ription						
								0	On a	read, in	dicates	the interr	upt is dis	sabled.		
									On a	write, n	o effect.					
								1	On a read, indicates the interrupt is enabled.							
										-		corresp errupt [n]	•	NT[n] k	oit in the	EN0
									5		•					

Register 6: Interrupt 0-29 Set Pending (PEND0), offset 0x200

Note: This register can only be accessed from privileged mode.

The **PEND0** register forces interrupts into the pending state and shows which interrupts are pending. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 70 for interrupt assignments.

Interrupt 0-29 Set Pending (PEND0) Base 0xE000.E000

Offset 0x200 Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	resei	ved			, , ,		1 1			I INT		1		1	1	·
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1				1 1	IN	I IT	1		1	1	1	I	•
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field		Nam		Туј		Reset		cription							
	31:30		reserv	ved	R	0	0x0	com	patibilit	nould not y with futu across a r	ure prod	ucts, the	value of	a reserv	•	
	29:0		ΙΝΤ	Г	R/	W	0x000.0000	Inte	rrupt Se	et Pending	9					
								Valu	ue	Descripti	ion					
								0		On a rea	d, indica	ates that	the inter	rupt is n	ot pendii	ng.
										On a wri	te, no ef	fect.				
								1		On a rea	d, indica	ates that	the inter	rupt is p	ending.	
										On a wri even if it			ding inte	errupt is :	set to pe	nding
								If the		sponding	interrup	t is alread	dy pendi	ng, settir	ng a bit h	nas no
										nly be clea I D0 regist		setting th	e corres	sponding	INT[n]	bit in

Register 7: Interrupt 0-29 Clear Pending (UNPEND0), offset 0x280

Note: This register can only be accessed from privileged mode.

The **UNPEND0** register shows which interrupts are pending and removes the pending state from interrupts. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 70 for interrupt assignments.

Interrupt 0-29 Clear Pending (UNPEND0)

Base 0xE000.E000

Offset 0x280 Type R/W, reset 0x0000.0000

29 31 30 28 27 26 25 24 23 22 21 20 19 18 17 16 INT reserved R/W RO RO R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 15 14 13 12 11 10 9 7 6 5 4 3 2 1 0 INT R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Туре Reset 31:30 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 29:0 INT R/W 0x000.0000 Interrupt Clear Pending Value Description 0 On a read, indicates that the interrupt is not pending. On a write, no effect. 1 On a read, indicates that the interrupt is pending. On a write, clears the corresponding INT[n] bit in the **PEND0** register, so that interrupt [n] is no longer pending. Setting a bit does not affect the active state of the corresponding interrupt.

Register 8: Interrupt 0-29 Active Bit (ACTIVE0), offset 0x300

Note: This register can only be accessed from privileged mode.

The ACTIVE0 register indicates which interrupts are active. Bit 0 corresponds to Interrupt 0; bit 29 corresponds to Interrupt 29.

See Table 2-9 on page 70 for interrupt assignments.

Caution - Do not manually set or clear the bits in this register.

Interrupt 0-29 Active Bit (ACTIVE0)

Base 0xE000.E000 Offset 0x300 Type RO, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	rese	rved		1	1	1		r	I IN	IT	1	I			r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1	1	1			1	I NT				1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:30	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
29:0	INT	RO	0x000.0000	Interrupt Active

Value Description

0 The corresponding interrupt is not active.

1 The corresponding interrupt is active, or active and pending. Register 9: Interrupt 0-3 Priority (PRI0), offset 0x400 Register 10: Interrupt 4-7 Priority (PRI1), offset 0x404 Register 11: Interrupt 8-11 Priority (PRI2), offset 0x408 Register 12: Interrupt 12-15 Priority (PRI3), offset 0x40C Register 13: Interrupt 16-19 Priority (PRI4), offset 0x410 Register 14: Interrupt 20-23 Priority (PRI5), offset 0x414 Register 15: Interrupt 24-27 Priority (PRI6), offset 0x418 Register 16: Interrupt 28-29 Priority (PRI7), offset 0x41C

Note: This register can only be accessed from privileged mode.

The **PRIn** registers provide 3-bit priority fields for each interrupt. These registers are byte accessible. Each register holds four priority fields that are assigned to interrupts as follows:

PRIn Register Bit Field	Interrupt
Bits 31:29	Interrupt [4n+3]
Bits 23:21	Interrupt [4n+2]
Bits 15:13	Interrupt [4n+1]
Bits 7:5	Interrupt [4n]

See Table 2-9 on page 70 for interrupt assignments.

Each priority level can be split into separate group priority and subpriority fields. The PRIGROUP field in the **Application Interrupt and Reset Control (APINT)** register (see page 109) indicates the position of the binary point that splits the priority and subpriority fields.

These registers can only be accessed from privileged mode.

inter	nupt 0-	3 FIIUII)												
Offse	0xE000. t 0x400 R/W, res	E000 et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[INTD	1		1	reserved				INTC	Î			reserved		
Туре	R/W	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	INTB reserved								INTA reserved							
Туре	R/W	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	3it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:29 INTD R/W 0x0							Interrupt Priority for Interrupt [4n+3]								
						This field holds a priority value, 0-7, for the interrupt with the number [4n+3], where n is the number of the Interrupt Priority register (n=0 for PRI0 , and so on). The lower the value, the greater the priority of the corresponding interrupt.							(n=0 for			

Interrupt 0-3 Priority (PRI0)

Bit/Field	Name	Туре	Reset	Description
28:24	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:21	INTC	R/W	0x0	Interrupt Priority for Interrupt [4n+2] This field holds a priority value, 0-7, for the interrupt with the number [4n+2], where n is the number of the Interrupt Priority register (n=0 for PRI0 , and so on). The lower the value, the greater the priority of the corresponding interrupt.
20:16	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:13	INTB	R/W	0x0	Interrupt Priority for Interrupt [4n+1] This field holds a priority value, 0-7, for the interrupt with the number [4n+1], where n is the number of the Interrupt Priority register (n=0 for PRI0 , and so on). The lower the value, the greater the priority of the corresponding interrupt.
12:8	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	INTA	R/W	0x0	Interrupt Priority for Interrupt [4n] This field holds a priority value, 0-7, for the interrupt with the number [4n], where n is the number of the Interrupt Priority register (n=0 for PRI0 , and so on). The lower the value, the greater the priority of the corresponding interrupt.
4:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 17: Software Trigger Interrupt (SWTRIG), offset 0xF00

Note: Only privileged software can enable unprivileged access to the SWTRIG register.

Writing an interrupt number to the **SWTRIG** register generates a Software Generated Interrupt (SGI). See Table 2-9 on page 70 for interrupt assignments.

When the MAINPEND bit in the **Configuration and Control (CFGCTRL)** register (see page 113) is set, unprivileged software can access the **SWTRIG** register.

Software Trigger Interrupt (SWTRIG)

Base 0xE000.E000 Offset 0xF00

Туре	WO, rese	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		Ì		r r 1		1 1	rese	erved			r 1 I				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1			reserved	1 1		, , ,					INTID		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:5 reserved		RO 0x0000.00			O Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	4:0		INTI	D	W	0	0x00	Inte	rrupt ID							
							s field hol x3 gener		•		•	GI. For e	example,	a value		

3.5 System Control Block (SCB) Register Descriptions

This section lists and describes the System Control Block (SCB) registers, in numerical order by address offset. The SCB registers can only be accessed from privileged mode.

All registers must be accessed with aligned word accesses except for the **FAULTSTAT** and **SYSPRI1-SYSPRI3** registers, which can be accessed with byte or aligned halfword or word accesses. The processor does not support unaligned accesses to system control block registers.

Register 18: CPU ID Base (CPUID), offset 0xD00

Note: This register can only be accessed from privileged mode.

The **CPUID** register contains the ARM® Cortex [™]-M3 processor part number, version, and implementation information.

Base Offse	J ID Bas 0xE000.E t 0xD00 RO, reset	2000	-													
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		•		/P I		· ·				AR	•			ON .	•
Type Reset	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1	1		PA	RTNO					•		R	EV	
Type Reset	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:24		IMF	C	R	0	0x41	Imp	lementer	Code						
								Val	ue Desc	ription						
									1 ARM							
	23:20		VAF	٦	R	0	0x0	Vari	ant Num	ber						
								Val	ue Desc	ription						
								0x0	Ther		in the rnp	on produ	ct revisio	on identif	ier, for e	xample
	19:16		COI	N	R	0	0xF	Con	stant							
	10.10		001			0	UNI									
									ue Desc							
								0xF	Alwa	ys reads	s as 0xF.					
	15:4		PART	NO	R	0	0xC23	Part	Number	-						
								Val	ue Des	cription						
								0x0	C23 Cort	ex-M3 p	rocesso	r.				
	3:0		RE	V	R	0	0x1	Rev	ision Nu	mber						
								Val	ue Desc	ription						
								0x1	The p		in the rn	pn produ	ct revisio	on identif	fier, for e	xample

Register 19: Interrupt Control and State (INTCTRL), offset 0xD04

Note: This register can only be accessed from privileged mode.

The **INCTRL** register provides a set-pending bit for the NMI exception, and set-pending and clear-pending bits for the PendSV and SysTick exceptions. In addition, bits in this register indicate the exception number of the exception being processed, whether there are preempted active exceptions, the exception number of the highest priority pending exception, and whether any interrupts are pending.

When writing to **INCTRL**, the effect is unpredictable when writing a 1 to both the PENDSV and UNPENDSV bits, or writing a 1 to both the PENDSTSET and PENDSTCLR bits.

Base Offse	errupt Co e 0xE000.E et 0xD04 e R/W, rese	E000		e (INTC	TRL)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NMISET	rese	rved	PENDSV	UNPENDSV	PENDSTSET	PENDSTCLR	reserved	ISRPRE	ISRPEND		rese	rved	•	VECF	PEND
Type Reset	 R/W 0	RO 0	RO 0	R/W 0	WO 0	R/W 0	WO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei															U	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		VECF			RETBASE			reserved						ACT		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
I	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31		NMIS	SET	R/	W	0	NMI	Set Per	nding						
								Valu	ue Desc	ription						
								0	On a	read, inc	licates	an NMI e	xceptior	is not p	ending.	
									On a	write, no	effect.					
								1	On a	read, inc	licates	an NMI e	xceptior	is pend	ing.	
									On a	write, ch	anges t	he NMI e	exceptio	n state to	pending].
								ente this this	ers the N bit, and bit by th	I is the h MI excep clears this e NMI exc while the p	tion hai s bit on ception	ndler as a entering handler	soon as the inte returns	it registe rrupt har I only if t	rs the se idler. A ro he NMI s	tting of ead of
	30:29		reser	ved	R	0	0x0	com	patibility	ould not r with futu cross a re	re prod	ucts, the	value of	a reserv	•	
	28		PEND	DSV	R/	W	0	Pen	dSV Set	Pending						
								Valu	ue Desc	cription						
								0	On a	read, inc	licates	a PendS	V excep	tion is no	t pendin	g.
									On a	write, no	effect.					
								1	On a	read, inc	licates	a PendS	V except	tion is pe	nding.	
									On a	write, ch	anges t	he Pend	SV exce	ption sta	te to per	nding.
									-	oit is the c is bit is clo					•	te to

Bit/Field	Name	Туре	Reset	Description
27	UNPENDSV	WO	0	PendSV Clear Pending
				 Value Description On a write, no effect. On a write, removes the pending state from the PendSV exception.
				This bit is write only; on a register read, its value is unknown.
26	PENDSTSET	R/W	0	SysTick Set Pending
				 Value Description On a read, indicates a SysTick exception is not pending. On a write, no effect. On a read, indicates a SysTick exception is pending. On a write, changes the SysTick exception state to pending.
				This bit is cleared by writing a 1 to the PENDSTCLR bit.
25	PENDSTCLR	WO	0	SysTick Clear Pending Value Description 0 On a write, no effect. 1 On a write, removes the pending state from the SysTick exception. This bit is write only; on a register read, its value is unknown.
24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23	ISRPRE	RO	0	Debug Interrupt HandlingValueDescription0The release from halt does not take an interrupt.1The release from halt takes an interrupt.This bit is only meaningful in Debug mode and reads as zero when the processor is not in Debug mode.
22	ISRPEND	RO	0	Interrupt PendingValueDescription0No interrupt is pending.1An interrupt is pending.This bit provides status for all interrupts excluding NMI and Faults.
21:18	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
17:12	VECPEND	RO	0x00	Interrupt Pending Vector Number This field contains the exception number of the highest priority pending enabled exception. The value indicated by this field includes the effect of the BASEPRI and FAULTMASK registers, but not any effect of the PRIMASK register.
				Value Description
				0x00 No exceptions are pending
				0x01 Reserved
				0x02 NMI
				0x03 Hard fault
				0x04 Memory management fault
				0x05 Bus fault
				0x06 Usage fault
				0x07-0x0A Reserved
				0x0B SVCall
				0x0C Reserved for Debug
				0x0D Reserved
				0x0E PendSV
				0x0F SysTick
				0x10 Interrupt Vector 0
				0x11 Interrupt Vector 1
				0x2D Interrupt Vector 29
				0x2E-0x3F Reserved
11	RETBASE	RO	0	Return to Base
				Value Description
				0 There are preempted active exceptions to execute.
				1 There are no active exceptions, or the currently executing exception is the only active exception.
				This bit provides status for all interrupts excluding NMI and Faults. This bit only has meaning if the processor is currently executing an ISR (the Interrupt Program Status (IPSR) register is non-zero).
10:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:0	VECACT	RO	0x00	Interrupt Pending Vector Number
				This field contains the active exception number. The exception numbers can be found in the description for the VECPEND field. If this field is clear, the processor is in Thread mode. This field contains the same value as the ISRNUM field in the IPSR register.
				Subtract 16 from this value to obtain the IRQ number required to index into the Interrupt Set Enable (ENn), Interrupt Clear Enable (DISn), Interrupt Set Pending (PENDn), Interrupt Clear Pending (UNPENDn), and Interrupt Priority (PRIn) registers (see page 51).

Register 20: Vector Table Offset (VTABLE), offset 0xD08

Note: This register can only be accessed from privileged mode.

The **VTABLE** register indicates the offset of the vector table base address from memory address 0x0000.0000.

Vector Table Offset (VTABLE)

Base 0xE000.E000 Offset 0xD08 Type R/W, reset 0x0000.0000

21	,																	
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	rese	rved	BASE		r 1	1	1 1		1	OFFSET		1		1	I			
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			1	OFF	SET	I				1		rese	rved		1			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription									
31:30 reserved RO 0x0 Software shou compatibility v preserved acr									/ with futu	ure prod	ucts, the	value of	a reserv	•				
	29		BAS	F	R/	w	0	Vec	tor Table	Base								
	20		2,10	-	10		Ū	100										
								Val	ue Dese	cription								
								0	The	vector ta	ble is in	the code	memor	y region.				
								1	1 The vector table is in the SRAM memory region.									
	28:8 OFFSET R/W 0x000.00 Vector Table Offset When configuring the OFFSET field, the offset must be a																	
								num	ber of e	guring the xception ne offset	entries i	n the ve	ctor table	e. Becau	se there			
	7:0		reserv	ved	R	0	0x00	00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										

Register 21: Application Interrupt and Reset Control (APINT), offset 0xD0C

Note: This register can only be accessed from privileged mode.

The **APINT** register provides priority grouping control for the exception model, endian status for data accesses, and reset control of the system. To write to this register, 0x05FA must be written to the VECTKEY field, otherwise the write is ignored.

The PRIGROUP field indicates the position of the binary point that splits the INTx fields in the **Interrupt Priority (PRIx)** registers into separate group priority and subpriority fields. Table 3-8 on page 109 shows how the PRIGROUP value controls this split. The bit numbers in the Group Priority Field and Subpriority Field columns in the table refer to the bits in the INTA field. For the INTB field, the corresponding bits are 15:13; for INTC, 23:21; and for INTD, 31:29.

Note: Determining preemption of an exception uses only the group priority field.

PRIGROUP Bit Field	Binary Point ^a	Group Priority Field		Group Priorities	Subpriorities
0x0 - 0x4	bxxx.	[7:5]	None	8	1
0x5	bxx.y	[7:6]	[5]	4	2
0x6	bx.yy	[7]	[6:5]	2	4
0x7	b.ууу	None	[7:5]	1	8

Table 3-8. Interrupt Priority Levels

a. INTx field showing the binary point. An x denotes a group priority field bit, and a y denotes a subpriority field bit.

Application Interrupt and Reset Control (APINT)

Base 0xE000.E000 Offset 0xD0C

Type R/W, reset 0xFA05.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I		r 1	I	1 1	VEC	TKEY		1		1	I	[
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	0	1	0	0	0	0	0	0	1	0	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ENDIANESS		rese	rved			PRIGROUP				reserved		1	SYSRESREQ	VECTCLRACT	VECTRESET
Туре	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:16	VECTKEY	R/W	0xFA05	Register Key
				This field is used to guard against accidental writes to this register. 0x05FA must be written to this field in order to change the bits in this register. On a read, 0xFA05 is returned.
15	ENDIANESS	RO	0	Data Endianess The Stellaris implementation uses only little-endian mode so this is
				cleared to 0.
14:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
10:8	PRIGROUP	R/W	0x0	Interrupt Priority Grouping This field determines the split of group priority from subpriority (see Table 3-8 on page 109 for more information).
7:3	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	SYSRESREQ	WO	0	System Reset Request
				Value Description
				0 No effect.
				 Resets the core and all on-chip peripherals except the Debug interface.
				This bit is automatically cleared during the reset of the core and reads as 0.
1	VECTCLRACT	WO	0	Clear Active NMI / Fault
				This bit is reserved for Debug use and reads as 0. This bit must be written as a 0, otherwise behavior is unpredictable.
0	VECTRESET	WO	0	System Reset
				This bit is reserved for Debug use and reads as 0. This bit must be written as a 0, otherwise behavior is unpredictable.

Register 22: System Control (SYSCTRL), offset 0xD10

Note: This register can only be accessed from privileged mode.

The **SYSCTRL** register controls features of entry to and exit from low-power state.

Base	tem Cor 0xE000.E t 0xD10		SYSCTR	L)												
	R/W, rese	et 0x000	0.0000													
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-		· · · ·				· · ·	reser	ved					-	-	-
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10001	15	14	13	12		10	9	8	7	6	5	4	3	2	1	0
ſ	15	14	1 13	12	11 1	1	1 1	<u> </u>	1	0	, ⁵	4 SEVONPEND	1	Z	SLEEPEXIT	1
[RO		RO	reserve RO	RO		RO	RO	RO	R/W	reserved RO	R/W	R/W	reserved
Type Reset	RO 0	RO 0	0 RO	RO 0	0 0	0 0	0 0	RO 0	0 0	0	0	R/W 0	0 0	0	R/W 0	RO 0
В	Bit/Field		Nam	ie	Ту	pe	Reset	Desc	cription							
	31:5		reserv	/ed	R	0	0x0000.00	com	patibility	with fut	ure prod	the value ucts, the dify-write	value of	a reserv		
	4		SEVON	PEND	R	W	0	Wak	e Up on	Pending	9					
								Valu	ie Desc	ription						
								0	-		•	ots or eve e exclud		wake up	the pro	cessor;
								1			nts and a the proc	all interru cessor.	pts, inclu	iding disa	abled int	errupts,
								wake	es up the	e proces	sor from	enters the WFE. If t d and affe	he proce	essor is r	not waitir	
									process rnal eve		vakes u	p on exe	cution of	a sev ir	nstructio	n or an
	3		reserv	ved	R	0	0	com	patibility	with fut	ure prod	the value ucts, the dify-write	value of	a reserv		
	2		SLEEPE	DEEP	R	W	0	Deep	o Sleep	Enable						
								Valu	ie Desc	ription						
								0	Use	Sleep m	ode as t	he low p	ower mo	de.		
								1	Use I	Deep-sle	eep mod	le as the	low pow	er mode		

Bit/Field	Name	Туре	Reset	Description
1	SLEEPEXIT	R/W	0	Sleep on ISR Exit
				Value Description
				0 When returning from Handler mode to Thread mode, do not sleep when returning to Thread mode.
				1 When returning from Handler mode to Thread mode, enter sleep or deep sleep on return from an ISR.
				Setting this bit enables an interrupt-driven application to avoid returning to an empty main application.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 23: Configuration and Control (CFGCTRL), offset 0xD14

Note: This register can only be accessed from privileged mode.

Configuration and Control (CFGCTRL)

The **CFGCTRL** register controls entry to Thread mode and enables: the handlers for NMI, hard fault and faults escalated by the **FAULTMASK** register to ignore bus faults; trapping of divide by zero and unaligned accesses; and access to the **SWTRIG** register by unprivileged software (see page 103).

Base Offse	0xE000.E t 0xD14 R/W, rese	E000	0.0000	(CFGC	IKL)											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		· ·			rese	rved	1 1		1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
l	•			rved	 I		STKALIGN	BFHFNMIGN		reserved		DIV0	UNALIGNED	reserved		BASETHR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0
В	lit/Field		Nam	ne	Тур	be	Reset	Des	cription							
:	31:10		reserv	ved	R	C	0x0000.0	com	patibility	ould not r with futu cross a re	re prod	ucts, the	e value of	a reserv		
	9		STKAL	.IGN	R۸	N	0	Stac	k Alignı	nent on E	xceptio	n Entry				
								Valu	ue Des	cription						
								0	The	stack is 4	-byte al	igned.				
								1	The	stack is 8	-byte al	igned.				
								indic	cate the	n entry, tł stack alig o restore	nment.	On retu	rn from t	ne excep		
	8		BFHFN	MIGN	R/\	N	0	Igno	re Bus	Fault in N	MI and	Fault				
								caus	sed by l	bles hand bad and s lt, NMI, a	tore ins	truction	s. The se	tting of t	his bit ap	
								Valu	ue Des	cription						
								0	Data lock-	i bus fault ∙up.	s cause	ed by loa	ad and st	ore instru	uctions o	ause a
								1		dlers runr ed by loa	• •			0	ata bus f	aults
								men	nory. Th	only when e normal etect cont	use of t	his bit is	to probe	system	-	•
	7:5		reserv	ved	R	C	0x0	com	patibility	ould not r with futu cross a re	re prod	ucts, the	e value of	a reserv	•	

Bit/Field	Name	Туре	Reset	Description
4	DIV0	R/W	0	Trap on Divide by 0 This bit enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0. Value Description
				0 Do not trap on divide by 0. A divide by zero returns a quotient of 0.
				1 Trap on divide by 0.
3	UNALIGNED	R/W	0	Trap on Unaligned Access
				Value Description
				0 Do not trap on unaligned halfword and word accesses.
				1 Trap on unaligned halfword and word accesses. An unaligned access generates a usage fault.
				Unaligned LDM, STM, LDRD, and STRD instructions always fault regardless of whether UNALIGNED is set.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	MAINPEND	R/W	0	Allow Main Interrupt Trigger
				Value Description
				0 Disables unprivileged software access to the SWTRIG register.
				1 Enables unprivileged software access to the SWTRIG register (see page 103).
0	BASETHR	R/W	0	Thread State Control
				Value Description
				0 The processor can enter Thread mode only when no exception is active.
				1 The processor can enter Thread mode from any level under the control of an EXC_RETURN value (see "Exception Return" on page 74 for more information).

Register 24: System Handler Priority 1 (SYSPRI1), offset 0xD18

Note: This register can only be accessed from privileged mode.

The **SYSPRI1** register configures the priority level, 0 to 7 of the usage fault, bus fault, and memory management fault exception handlers. This register is byte-accessible.

System Handler Priority 1 (SYSPRI1)

Base 0xE000.E000 Offset 0xD18 Type R/W, reset 0x0000.0000

, i -	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
			I	rese	rved	1	1 1			USAGE	1			reserved					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
[î	BUS	I			reserved	1 1			MEM	Î			reserved					
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0			
В	it/Field		Nam	ne	Ту	/pe	Reset	Des	scription										
	31:24		reser	ved	R	0	0x00	con	npatibility	with fut	ure prod		value of	erved bit f a reserv on.					
	23:21		USA	GE	R	/W	0x0	Usage Fault Priority											
This field configures priority values are ir priority.																			
	20:16		reser	ved	R	20	0x0	con	npatibility	with fut	ure prod		value of	erved bit f a reserv on.					
	15:13		BU	s	R	/W	0x0	Bus	Fault Pi	iority									
														fault. Cor having h					
compatibility with fut								Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
	7:5		ME	M	R	/W	0x0	Mer	mory Ma	nagemer	nt Fault I	Priority							
								Cor		e priority	values a	•		emory ma)-7, with l	-				
	4:0		reser	ved	R	20	0x0	con	npatibility	with fut	ure prod		value of	erved bit f a reserv on.	•				

Register 25: System Handler Priority 2 (SYSPRI2), offset 0xD1C

Note: This register can only be accessed from privileged mode.

The SYSPRI2 register configures the priority level, 0 to 7 of the SVCall handler. This register is byte-accessible.

System Handler Priority 2 (SYSPRI2)

Base 0xE000.E000 Offset 0xD1C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		SVC	1		1		1 1		, , , , , , , , , , , , , , , , , , ,	reserved				1	1	
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei									0			0			0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1					rese	rved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Тур	be	Reset	Des	cription							
	31:29		SVC	2	R/	N	0x0	SVC	Call Prior	itv						
								This	field cor	nfigures	•	ity level o vith lowe				
	28:0	reserved RO 0x000.0000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.														

Register 26: System Handler Priority 3 (SYSPRI3), offset 0xD20

Note: This register can only be accessed from privileged mode.

The SYSPRI3 register configures the priority level, 0 to 7 of the SysTick exception and PendSV handlers. This register is byte-accessible.

System Handler Priority 3 (SYSPRI3)

Base 0xE000.E000 Offset 0xD20 Type R/W, reset 0x0000.0000

.)po	,																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	I	TICK	1			reserve	d I			PENDSV				reserved				
Туре	R/W	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	I			rese	rved	1				DEBUG				reserved				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
_					_			_										
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription									
	31:29		TICI	К	R/	W	0x0	Sys	Tick Exc	eption P	riority							
								This	field co	nfigures	the prior	itv level	of the Sv	/sTick ex	ception.			
										e priority	•				•			
								havi	ing highe	er priority			-					
	28:24			(ad	П	0	0x0	C _+#	wara ah	ould pot	roh (op t	havalua	of a rea	on and hit	To prov	ido		
	20.24		reserv	veu	ĸ	0	UXU			ould not i with futu					•			
										cross a r								
	23:21		PEND	SV	R/	W	0x0	Pen	PendSV Priority									
										nfigures	•				0			
								valu	es are ir	n the rang	ge 0-7, v	with lowe	r values	having h	ligher pr	iority.		
	20:8		reserv	ved	R	0	0x000	Soft	ware sh	ould not i	rely on t	he value	of a rese	erved bit	. To prov	∕ide		
										with futu					ed bit sh	ould be		
								pres	served a	cross a r	ead-mod	dify-write	operatio	on.				
	7:5		DEBL	JG	R/	W	0x0	Deb	ug Prior	ity								
								This	s field co	nfigures	the prior	itv level	of Debug	a. Confia	urable p	rioritv		
										n the rang	•							
	4.0			1	_	0	0.00000	0.5				. .			T	d al a		
	4:0		reserv	ved	R	0	0x0.0000			ould not i with futu								
										cross a r								
												,						

Register 27: System Handler Control and State (SYSHNDCTRL), offset 0xD24

Note: This register can only be accessed from privileged mode.

The **SYSHNDCTRL** register enables the system handlers, and indicates the pending status of the usage fault, bus fault, memory management fault, and SVC exceptions as well as the active status of the system handlers.

If a system handler is disabled and the corresponding fault occurs, the processor treats the fault as a hard fault.

This register can be modified to change the pending or active status of system exceptions. An OS kernel can write to the active bits to perform a context switch that changes the current exception type.

Caution – Software that changes the value of an active bit in this register without correct adjustment to the stacked content can cause the processor to generate a fault exception. Ensure software that writes to this register retains and subsequently restores the current active status.

If the value of a bit in this register must be modified after enabling the system handlers, a read-modify-write procedure must be used to ensure that only the required bit is modified.

System Handler Control and State (SYSHNDCTRL)

Base 0xE000.E000 Offset 0xD24

Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			r	reserved		1	I	т т		1	USAGE	BUS	MEM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SVC	BUSP	MEMP	USAGEP	TICK	PNDSV	reserved	MON	SVCA		reserved		USGA	reserved	BUSA	MEMA
Туре	R/W	R/W	R/W	R/W	R/W	R/W	RO	R/W	R/W	RO	RO	RO	R/W	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:19		reser	ved	R	0	0x000				rely on th					
											ure produ				ed bit sh	ould be
								pres	served a	cross a r	ead-mod	ify-write	operation	on.		
	18		USA	GE	R/	w	0	Usa	ge Fault	Fnable						
			••••				Ū		90 . aan							
								Valu	ue Desc	ription						
								0	Disa	bles the	usage fai	ult exce	ption.			
								1	Enat	les the u	usage fau	It excep	otion.			
											Ū					
	17		BU	S	R/	W	0	Bus	Fault Er	nable						
								Val	ue Desc	ription						
								0	Disa	bles the	bus fault	excepti	on.			
								1	Enat	les the l	bus fault (exception	on			
									a.			ooput				

Bit/Field	Name	Туре	Reset	Description
16	MEM	R/W	0	Memory Management Fault Enable
				 Value Description Disables the memory management fault exception. Enables the memory management fault exception.
15	SVC	R/W	0	SVC Call Pending
				Value Description 0 An SVC call exception is not pending.
				0 An SVC call exception is not pending.1 An SVC call exception is pending.
				This bit can be modified to change the pending status of the SVC call exception.
14	BUSP	R/W	0	Bus Fault Pending
				Value Description
				0 A bus fault exception is not pending.
				1 A bus fault exception is pending.
				This bit can be modified to change the pending status of the bus fault exception.
13	MEMP	R/W	0	Memory Management Fault Pending
				Value Description
				0 A memory management fault exception is not pending.
				1 A memory management fault exception is pending.
				This bit can be modified to change the pending status of the memory management fault exception.
12	USAGEP	R/W	0	Usage Fault Pending
				Value Description
				0 A usage fault exception is not pending.
				1 A usage fault exception is pending.
				This bit can be modified to change the pending status of the usage fault exception.
11	TICK	R/W	0	SysTick Exception Active
				Value Description
				0 A SysTick exception is not active.
				1 A SysTick exception is active.
				This bit can be modified to change the active status of the SysTick exception, however, see the Caution above before setting this bit.

Bit/Field	Name	Туре	Reset	Description
10	PNDSV	R/W	0	PendSV Exception Active
				Value Description
				0 A PendSV exception is not active.
				1 A PendSV exception is active.
				This bit can be modified to change the active status of the PendSV exception, however, see the Caution above before setting this bit.
9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MON	R/W	0	Debug Monitor Active
				Value Description
				0 The Debug monitor is not active.
				1 The Debug monitor is active.
7	SVCA	R/W	0	SVC Call Active
				Value Description
				0 SVC call is not active.
				1 SVC call is active.
				This bit can be modified to change the active status of the SVC call exception, however, see the Caution above before setting this bit.
6:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	USGA	R/W	0	Usage Fault Active
				Value Description
				0 Usage fault is not active.
				1 Usage fault is active.
				This bit can be modified to change the active status of the usage fault exception, however, see the Caution above before setting this bit.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BUSA	R/W	0	Bus Fault Active
				Value Description
				0 Bus fault is not active.
				1 Bus fault is active.
				This bit can be modified to change the active status of the bus fault exception, however, see the Caution above before setting this bit.

Bit/Field	Name	Туре	Reset	Description
0	MEMA	R/W	0	Memory Management Fault Active
				Value Description
				0 Memory management fault is not active.
				1 Memory management fault is active.
				This bit can be modified to change the active status of the memory management fault exception, however, see the Caution above before setting this bit.

Register 28: Configurable Fault Status (FAULTSTAT), offset 0xD28

Note: This register can only be accessed from privileged mode.

The **FAULTSTAT** register indicates the cause of a memory management fault, bus fault, or usage fault. Each of these functions is assigned to a subregister as follows:

- Usage Fault Status (UFAULTSTAT), bits 31:16
- Bus Fault Status (BFAULTSTAT), bits 15:8
- Memory Management Fault Status (MFAULTSTAT), bits 7:0

FAULTSTAT is byte accessible. FAULTSTAT or its subregisters can be accessed as follows:


- The complete FAULTSTAT register, with a word access to offset 0xD28
- The MFAULTSTAT, with a byte access to offset 0xD28
- The MFAULTSTAT and BFAULTSTAT, with a halfword access to offset 0xD28
- The **BFAULTSTAT**, with a byte access to offset 0xD29
- The UFAULTSTAT, with a halfword access to offset 0xD2A

Bits are cleared by writing a 1 to them.

In a fault handler, the true faulting address can be determined by:

- Read and save the Memory Management Fault Address (MMADDR) or Bus Fault Address (FAULTADDR) value.
- 2. Read the MMARV bit in MFAULTSTAT, or the BFARV bit in BFAULTSTAT to determine if the MMADDR or FAULTADDR contents are valid.

Software must follow this sequence because another higher priority exception might change the **MMADDR** or **FAULTADDR** value. For example, if a higher priority handler preempts the current fault handler, the other fault might change the **MMADDR** or **FAULTADDR** value.



Bit/Field	Name	Туре	Reset	Description
25	DIV0	R/W1C	0	Divide-by-Zero Usage Fault
				Value Description
				 No divide-by-zero fault has occurred, or divide-by-zero trapping is not enabled.
				1 The processor has executed an SDIV or UDIV instruction with a divisor of 0.
				When this bit is set, the PC value stacked for the exception return points to the instruction that performed the divide by zero.
				Trapping on divide-by-zero is enabled by setting the DIV0 bit in the Configuration and Control (CFGCTRL) register (see page 113).
				This bit is cleared by writing a 1 to it.
24	UNALIGN	R/W1C	0	Unaligned Access Usage Fault
				Value Description
				0 No unaligned access fault has occurred, or unaligned access trapping is not enabled.
				1 The processor has made an unaligned memory access.
				Unaligned LDM, STM, LDRD, and STRD instructions always fault regardless of the configuration of this bit.
				Trapping on unaligned access is enabled by setting the UNALIGNED bit in the CFGCTRL register (see page 113).
				This bit is cleared by writing a 1 to it.
23:20	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	NOCP	R/W1C	0	No Coprocessor Usage Fault
				Value Description
				0 A usage fault has not been caused by attempting to access a coprocessor.
				1 The processor has attempted to access a coprocessor.
				This bit is cleared by writing a 1 to it.
18	INVPC	R/W1C	0	Invalid PC Load Usage Fault
				Value Description
				0 A usage fault has not been caused by attempting to load an invalid PC value.
				1 The processor has attempted an illegal load of EXC_RETURN to the PC as a result of an invalid context or an invalid EXC_RETURN value.
				When this bit is set, the PC value stacked for the exception return points to the instruction that tried to perform the illegal load of the PC .
				This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
17	INVSTAT	R/W1C	0	Invalid State Usage Fault
				Value Description
				0 A usage fault has not been caused by an invalid state.
				1 The processor has attempted to execute an instruction that makes illegal use of the EPSR register.
				When this bit is set, the PC value stacked for the exception return points to the instruction that attempted the illegal use of the Execution Program Status Register (EPSR) register.
				This bit is not set if an undefined instruction uses the EPSR register.
				This bit is cleared by writing a 1 to it.
16	UNDEF	R/W1C	0	Undefined Instruction Usage Fault
				Value Description
				0 A usage fault has not been caused by an undefined instruction.
				1 The processor has attempted to execute an undefined instruction.
				When this bit is set, the PC value stacked for the exception return points to the undefined instruction.
				An undefined instruction is an instruction that the processor cannot decode.
				This bit is cleared by writing a 1 to it.
15	BFARV	R/W1C	0	Bus Fault Address Register Valid
				Value Description
				0 The value in the Bus Fault Address (FAULTADDR) register is not a valid fault address.
				1 The FAULTADDR register is holding a valid fault address.
				This bit is set after a bus fault, where the address is known. Other faults can clear this bit, such as a memory management fault occurring later.
				If a bus fault occurs and is escalated to a hard fault because of priority, the hard fault handler must clear this bit. This action prevents problems if returning to a stacked active bus fault handler whose FAULTADDR register value has been overwritten.
				This bit is cleared by writing a 1 to it.
14:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
12	BSTKE	R/W1C	0	Stack Bus Fault
				Value Description
				0 No bus fault has occurred on stacking for exception entry.
				1 Stacking for an exception entry has caused one or more bus faults.
				When this bit is set, the SP is still adjusted but the values in the context area on the stack might be incorrect. A fault address is not written to the FAULTADDR register.
				This bit is cleared by writing a 1 to it.
11	BUSTKE	R/W1C	0	Unstack Bus Fault
				Value Description
				0 No bus fault has occurred on unstacking for a return from exception.
				1 Unstacking for a return from exception has caused one or more bus faults.
				This fault is chained to the handler. Thus, when this bit is set, the original return stack is still present. The SP is not adjusted from the failing return, a new save is not performed, and a fault address is not written to the FAULTADDR register.
				This bit is cleared by writing a 1 to it.
10	IMPRE	R/W1C	0	Imprecise Data Bus Error
				Value Description
				0 An imprecise data bus error has not occurred.
				1 A data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error.
				When this bit is set, a fault address is not written to the FAULTADDR register.
				This fault is asynchronous. Therefore, if the fault is detected when the priority of the current process is higher than the bus fault priority, the bus fault becomes pending and becomes active only when the processor returns from all higher-priority processes. If a precise fault occurs before the processor enters the handler for the imprecise bus fault, the handler detects that both the IMPRE bit is set and one of the precise fault status bits is set.
				This bit is cleared by writing a 1 to it.
9	PRECISE	R/W1C	0	Precise Data Bus Error
				Value Description
				0 A precise data bus error has not occurred.
				 A data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault.
				When this bit is set, the fault address is written to the FAULTADDR register.
				This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
8	IBUS	R/W1C	0	Instruction Bus Error
				Value Description
				0 An instruction bus error has not occurred.
				1 An instruction bus error has occurred.
				The processor detects the instruction bus error on prefetching an instruction, but sets this bit only if it attempts to issue the faulting instruction.
				When this bit is set, a fault address is not written to the FAULTADDR register.
				This bit is cleared by writing a 1 to it.
7	MMARV	R/W1C	0	Memory Management Fault Address Register Valid
				Value Description
				0 The value in the Memory Management Fault Address (MMADDR) register is not a valid fault address.
				1 The MMADDR register is holding a valid fault address.
				If a memory management fault occurs and is escalated to a hard fault because of priority, the hard fault handler must clear this bit. This action prevents problems if returning to a stacked active memory management fault handler whose MMADDR register value has been overwritten.
				This bit is cleared by writing a 1 to it.
6:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	MSTKE	R/W1C	0	Stack Access Violation
				Value Description
				0 No memory management fault has occurred on stacking for exception entry.
				1 Stacking for an exception entry has caused one or more access violations.
				When this bit is set, the SP is still adjusted but the values in the context area on the stack might be incorrect. A fault address is not written to the MMADDR register.
				This bit is cleared by writing a 1 to it.

Bit/Field	Name	Туре	Reset	Description
3	MUSTKE	R/W1C	0	Unstack Access Violation
				Value Description
				0 No memory management fault has occurred on unstacking for a return from exception.
				1 Unstacking for a return from exception has caused one or more access violations.
				This fault is chained to the handler. Thus, when this bit is set, the original return stack is still present. The SP is not adjusted from the failing return, a new save is not performed, and a fault address is not written to the MMADDR register.
				This bit is cleared by writing a 1 to it.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	DERR	R/W1C	0	Data Access Violation
				Value Description
				0 A data access violation has not occurred.
				1 The processor attempted a load or store at a location that does not permit the operation.
				When this bit is set, the PC value stacked for the exception return points to the faulting instruction and the address of the attempted access is written to the MMADDR register.
				This bit is cleared by writing a 1 to it.
0	IERR	R/W1C	0	Instruction Access Violation
				Value Description
				0 An instruction access violation has not occurred.
				1 The processor attempted an instruction fetch from a location that does not permit execution.
				This fault occurs on any access to an XN region, even when the MPU is disabled or not present.
				When this bit is set, the PC value stacked for the exception return points to the faulting instruction and the address of the attempted access is not written to the MMADDR register.
				This bit is cleared by writing a 1 to it.

Register 29: Hard Fault Status (HFAULTSTAT), offset 0xD2C

Note: This register can only be accessed from privileged mode.

The **HFAULTSTAT** register gives information about events that activate the hard fault handler.

Bits are cleared by writing a 1 to them.

Hard Fault Status (HFAULTSTAT)

Base 0xE000.E000

Offset 0xD2C Type R/W1C, reset 0x0000.0000

туре	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	DBG	FORCED	29	20	21	20	1 1	24	1		21	20	19	10	1	10
Tura	R/W1C	R/W1C			PO				rese			50	L			
Type Reset	R/W1C	0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1 1	1			1	reser	rved			r			r	VECT	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31		DBC	G	R/W	/1C	0	Deb	oug Even	t						
									s bit is res erwise be				iis bit mu	ist be w	ritten as	a 0,
	30		FORC	ED	R/M	/1C	0	For	ced Hard	Fault						
								Val	ue Desc	ription						
								0	No fo	orced ha	rd fault h	as occui	rred.			
								1	A for	ced hard	l fault ha	s been g	enerated	d by esc	alation o	f a fault
										-		ity that ca it is disa		handled	l, either b	ecause
									en this bi us registe	-				st read t	he other	fault
								This	s bit is cle	eared by	writing a	a 1 to it.				
	29:2		reser	ved	R	0	0x00	com	tware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	1		VEC	т	R/M	/1C	0	Vec	tor Table	Read Fa	ault	-				
								Val	ue Desc	ription						
								0		•	nas occu	rred on a	a vector	table rea	ad.	
								1	A bus	s fault oc	curred o	on a vect	or table	read.		
								This	s error is	always ł	nandled	by the ha	ard fault	handler.		
									en this bit ne instruc					•		n points
									s bit is cle		•	•	.,			
	0		reserv	ved	R	0	0	com	tware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv		

Register 30: Memory Management Fault Address (MMADDR), offset 0xD34

Note: This register can only be accessed from privileged mode.

Memory Management Fault Address (MMADDR)

The **MMADDR** register contains the address of the location that generated a memory management fault. When an unaligned access faults, the address in the **MMADDR** register is the actual address that faulted. Because a single read or write instruction can be split into multiple aligned accesses, the fault address can be any address in the range of the requested access size. Bits in the **Memory Management Fault Status (MFAULTSTAT)** register indicate the cause of the fault and whether the value in the **MMADDR** register is valid (see page 122).


of the location that generated the memory management fault.

Base 0xE000.E000 Offset 0xD34 Type R/W, reset -31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 ADDR Туре R/W Reset 15 14 13 12 10 9 8 6 3 2 11 7 5 4 1 0 ADDR R/W R/W R/W R/W Туре R/W Reset **Bit/Field** Description Name Type Reset 31:0 ADDR R/W Fault Address When the MMARV bit of MFAULTSTAT is set, this field holds the address

Register 31: Bus Fault Address (FAULTADDR), offset 0xD38

Note: This register can only be accessed from privileged mode.

The **FAULTADDR** register contains the address of the location that generated a bus fault. When an unaligned access faults, the address in the **FAULTADDR** register is the one requested by the instruction, even if it is not the address of the fault. Bits in the **Bus Fault Status (BFAULTSTAT)** register indicate the cause of the fault and whether the value in the **FAULTADDR** register is valid (see page 122).



3.6 Memory Protection Unit (MPU) Register Descriptions

This section lists and describes the Memory Protection Unit (MPU) registers, in numerical order by address offset.

The MPU registers can only be accessed from privileged mode.

Register 32: MPU Type (MPUTYPE), offset 0xD90

Note: This register can only be accessed from privileged mode.

The **MPUTYPE** register indicates whether the MPU is present, and if so, how many regions it supports.

Base Offse	J Type 0xE000. tt 0xD90 RO, rese	E000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	rese	rved	T	1 1					IREG	GION	1		
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	U	0	U	0	0	0	U	U	0	0	U	U	U	U	0	U
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				DREG								reserved				SEPARATE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	Bit/Field	Ū	Nan			rpe	Reset		cription	Ū	0	Ū	Ū	Ū	U	Ū
L			Indi		тy	þe	Reset	Des	cription							
	31:24		reser	ved	RO		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	23:16		IREG	ION	R	0	0x00	Nun	nber of I	Regions						
								This	This field indicates the number of supported MPU instru This field always contains 0x00. The MPU memory map is described by the DREGION field.							
	15:8		DREG	ION	R	0	0x08	Nun	nber of D	Region	s					
								Val	ue Desc	ription						
								0x0	8 Indic	ates the	re are ei	ight supp	orted MI	PU data ı	regions	
	7:1		reserved RO		0x00	com	patibility	with futu	ure prod	the value lucts, the dify-write	value of	a reserv				
	0		SEPAF	RATE	R	0	0	Sep	arate or	Unified I	MPU					
								Val	ue Desc	ription						

0 Indicates the MPU is unified.

Register 33: MPU Control (MPUCTRL), offset 0xD94

Note: This register can only be accessed from privileged mode.

The **MPUCTRL** register enables the MPU, enables the default memory map background region, and enables use of the MPU when in the hard fault, Non-maskable Interrupt (NMI), and **Fault Mask Register (FAULTMASK)** escalated handlers.

When the ENABLE and PRIVDEFEN bits are both set:

- For privileged accesses, the default memory map is as described in "Memory Model" on page 59. Any access by privileged software that does not address an enabled memory region behaves as defined by the default memory map.
- Any access by unprivileged software that does not address an enabled memory region causes a memory management fault.

Execute Never (XN) and Strongly Ordered rules always apply to the System Control Space regardless of the value of the ENABLE bit.

When the ENABLE bit is set, at least one region of the memory map must be enabled for the system to function unless the PRIVDEFEN bit is set. If the PRIVDEFEN bit is set and no regions are enabled, then only privileged software can operate.

When the ENABLE bit is clear, the system uses the default memory map, which has the same memory attributes as if the MPU is not implemented (see Table 2-5 on page 61 for more information). The default memory map applies to accesses from both privileged and unprivileged software.

When the MPU is enabled, accesses to the System Control Space and vector table are always permitted. Other areas are accessible based on regions and whether PRIVDEFEN is set.

Unless HFNMIENA is set, the MPU is not enabled when the processor is executing the handler for an exception with priority -1 or -2. These priorities are only possible when handling a hard fault or NMI exception or when **FAULTMASK** is enabled. Setting the HFNMIENA bit enables the MPU when operating with these two priorities.

MPU Control (MPUCTRL)

Offse	0xE000. t 0xD94 R/W, res	E000 et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1	I	1	l	-r - r	resei	rved		I	1		T	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							I I						l			
							reserved							PRIVDEFEN	HFNMIENA	ENABLE
Туре	RO	RO	RO	RO	I RO	RO	reserved RO	RO	RO	RO	RO	RO	RO	PRIVDEFEN R/W	HENMIENA R/W	ENABLE R/W
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Reset				0		0	RO	0						R/W	R/W	R/W

compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
2	PRIVDEFEN	R/W	0	MPU Default Region
				This bit enables privileged software access to the default memory map.
				Value Description
				0 If the MPU is enabled, this bit disables use of the default memory map. Any memory access to a location not covered by any enabled region causes a fault.
				1 If the MPU is enabled, this bit enables use of the default memory map as a background region for privileged software accesses.
				When this bit is set, the background region acts as if it is region number -1. Any region that is defined and enabled has priority over this default map.
				If the MPU is disabled, the processor ignores this bit.
1	HFNMIENA	R/W	0	MPU Enabled During Faults
				This bit controls the operation of the MPU during hard fault, NMI, and FAULTMASK handlers.
				Value Description
				0 The MPU is disabled during hard fault, NMI, and FAULTMASK handlers, regardless of the value of the ENABLE bit.
				1 The MPU is enabled during hard fault, NMI, and FAULTMASK handlers.
				When the MPU is disabled and this bit is set, the resulting behavior is unpredictable.
0	ENABLE	R/W	0	MPU Enable
				Value Description
				0 The MPU is disabled.
				1 The MPU is enabled.
				When the MPU is disabled and the HFNMIENA bit is set, the resulting behavior is unpredictable.

Register 34: MPU Region Number (MPUNUMBER), offset 0xD98

Note: This register can only be accessed from privileged mode.

The **MPUNUMBER** register selects which memory region is referenced by the **MPU Region Base Address (MPUBASE)** and **MPU Region Attribute and Size (MPUATTR)** registers. Normally, the required region number should be written to this register before accessing the **MPUBASE** or the **MPUATTR** register. However, the region number can be changed by writing to the **MPUBASE** register with the VALID bit set (see page 135). This write updates the value of the REGION field.

MPU Region Number (MPUNUMBER)

Base 0xE000.E000

Offset 0xD98 Type R/W, reset 0x0000.0000

Type R/W, reset 0x0000.0000																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[Ĩ	1				reserved		1 I		Ì		1		NUMBER	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
B	Bit/Field Name			Туј	be	Reset	Des	cription								
31:3 reserved		ved	R	с (0x0000.000	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.									
	2:0		NUMBER		R/W 0x0		MPU Region to Access									
							This field indicates the MPU region referenced by the MPUE MPUATTR registers. The MPU supports eight memory region									

Register 35: MPU Region Base Address (MPUBASE), offset 0xD9C Register 36: MPU Region Base Address Alias 1 (MPUBASE1), offset 0xDA4 Register 37: MPU Region Base Address Alias 2 (MPUBASE2), offset 0xDAC Register 38: MPU Region Base Address Alias 3 (MPUBASE3), offset 0xDB4

Note: This register can only be accessed from privileged mode.


The **MPUBASE** register defines the base address of the MPU region selected by the **MPU Region Number (MPUNUMBER)** register and can update the value of the **MPUNUMBER** register. To change the current region number and update the **MPUNUMBER** register, write the **MPUBASE** register with the VALID bit set.

The ADDR field is bits 31:*N* of the **MPUBASE** register. Bits (*N*-1):5 are reserved. The region size, as specified by the SIZE field in the **MPU Region Attribute and Size (MPUATTR)** register, defines the value of *N* where:

 $N = Log_2$ (Region size in bytes)

If the region size is configured to 4 GB in the **MPUATTR** register, there is no valid ADDR field. In this case, the region occupies the complete memory map, and the base address is 0x0000.0000.

The base address is aligned to the size of the region. For example, a 64-KB region must be aligned on a multiple of 64 KB, for example, at 0x0001.0000 or 0x0002.0000.



MPU Region Base Address (MPUBASE)

Bit/Field	Name	Туре	Reset	Description
4	VALID	WO	0	Region Number Valid
				Value Description
				0 The MPUNUMBER register is not changed and the processor updates the base address for the region specified in the MPUNUMBER register and ignores the value of the REGION field.
				1 The MPUNUMBER register is updated with the value of the REGION field and the base address is updated for the region specified in the REGION field.
				This bit is always read as 0.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	REGION	R/W	0x0	Region Number
				On a write, contains the value to be written to the MPUNUMBER register. On a read, returns the current region number in the MPUNUMBER register.

Register 39: MPU Region Attribute and Size (MPUATTR), offset 0xDA0 Register 40: MPU Region Attribute and Size Alias 1 (MPUATTR1), offset 0xDA8 Register 41: MPU Region Attribute and Size Alias 2 (MPUATTR2), offset 0xDB0 Register 42: MPU Region Attribute and Size Alias 3 (MPUATTR3), offset 0xDB8

Note: This register can only be accessed from privileged mode.

The **MPUATTR** register defines the region size and memory attributes of the MPU region specified by the **MPU Region Number (MPUNUMBER)** register and enables that region and any subregions.

The **MPUATTR** register is accessible using word or halfword accesses with the most-significant halfword holding the region attributes and the least-significant halfword holds the region size and the region and subregion enable bits.

The MPU access permission attribute bits, XN, AP, TEX, S, C, and B, control access to the corresponding memory region. If an access is made to an area of memory without the required permissions, then the MPU generates a permission fault.

The SIZE field defines the size of the MPU memory region specified by the **MPUNUMBER** register as follows:

(Region size in bytes) = 2^(SIZE+1)

The smallest permitted region size is 32 bytes, corresponding to a SIZE value of 4. Table 3-9 on page 137 gives example SIZE values with the corresponding region size and value of N in the **MPU Region Base Address (MPUBASE)** register.

SIZE Encoding	Region Size	Value of N ^a	Note
00100b (0x4)	32 B	5	Minimum permitted size
01001b (0x9)	1 KB	10	-
10011b (0x13)	1 MB	20	-
11101b (0x1D)	1 GB	30	-
11111b (0x1F)	4 GB	No valid ADDR field in MPUBASE ; the region occupies the complete memory map.	Maximum possible size

Table 3-9. Example SIZE Field Values

a. Refers to the N parameter in the MPUBASE register (see page 135).

MPU Region Attribute and Size (MPUATTR)

Base 0xE000.E000 Offset 0xDA0 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		XN	reserved		AP	Ι	reser	rved		TEX		S	с	В
Туре	RO	RO	RO	R/W	RO	R/W	R/W	R/W	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		і I		SI	I I RD I			1	resei	rved		1	SIZE		1	ENABLE
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	XN	R/W	0	Instruction Access Disable
				Value Description
				0 Instruction fetches are enabled.
				1 Instruction fetches are disabled.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26:24	AP	R/W	0	Access Privilege
				For information on using this bit field, see Table 3-5 on page 89.
23:22	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
21:19	TEX	R/W	0x0	Type Extension Mask
				For information on using this bit field, see Table 3-3 on page 88.
18	S	R/W	0	Shareable
				For information on using this bit, see Table 3-3 on page 88.
17	С	R/W	0	Cacheable
				For information on using this bit, see Table 3-3 on page 88.
16	В	R/W	0	Bufferable
				For information on using this bit, see Table 3-3 on page 88.
15:8	SRD	R/W	0x00	Subregion Disable Bits
				Value Description
				0 The corresponding subregion is enabled.
				1 The corresponding subregion is disabled.
				Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, configure the SRD field as 0x00. See the section called "Subregions" on page 87 for more information.
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:1	SIZE	R/W	0x0	Region Size Mask
				The SIZE field defines the size of the MPU memory region specified by the MPUNUMBER register. Refer to Table 3-9 on page 137 for more information.

Bit/Field	Name	Туре	Reset	Description
0	ENABLE	R/W	0	Region Enable
				Value Description
				0 The region is disabled.
				1 The region is enabled.

4 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Stellaris[®] JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Stellaris JTAG instructions select the Stellaris TDO outputs. The multiplexer is controlled by the Stellaris JTAG controller, which has comprehensive programming for the ARM, Stellaris, and unimplemented JTAG instructions.

The Stellaris JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Debug Interface V5 Architecture Specification* for more information on the ARM JTAG controller.

4.1 Block Diagram




Figure 4-1. JTAG Module Block Diagram

4.2 Signal Description

Table 4-1 on page 141 lists the external signals of the JTAG/SWD controller and describes the function of each. The JTAG/SWD controller signals are alternate functions for some GPIO signals, however note that the reset state of the pins is for the JTAG/SWD function. The column in the table below titled "Pin Assignment" lists the GPIO pin placement for the JTAG/SWD controller signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 241) is set to choose the JTAG/SWD function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 223.

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
SWCLK	40	I	TTL	JTAG/SWD CLK.
SWDIO	39	I/O	TTL	JTAG TMS and SWDIO.
SWO	37	0	TTL	JTAG TDO and SWO.
TCK	40	I	TTL	JTAG/SWD CLK.
TDI	38	I	TTL	JTAG TDI.
TDO	37	0	TTL	JTAG TDO and SWO.
TMS	39	I/O	TTL	JTAG TMS and SWDIO.
TRST	41	I	TTL	JTAG TRST.

Table 4-1. JTAG_SWD_SWO Signals (48QFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

4.3 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 4-1 on page 141. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 4-3 on page 146 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 463 for JTAG timing diagrams.

4.3.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST,TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 4-2 on page 142. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

Table 4-2. JTAG Port Pins Reset State

4.3.1.1 Test Reset Input (TRST)

The TRST pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When TRST is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while TRST is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the TRST pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

4.3.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between

components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

4.3.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 4-2 on page 144.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

4.3.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

4.3.1.5 Test Data Output (TDO)


The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.


By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

4.3.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 4-2 on page 144. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR)

or the assertion of $\overline{\text{TRST}}$. Asserting the correct sequence on the $\overline{\text{TMS}}$ pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.





4.3.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 146.

4.3.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be

considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

4.3.4.1 GPIO Functionality

When the microcontroller is reset with either a POR or \overline{RST} , the JTAG port pins default to their JTAG configurations. The default configuration includes enabling the pull-up resistors (setting **GPIOPUR** to 1 for PB7 and PC[3:0]) and enabling the alternate hardware function (setting **GPIOAFSEL** to 1 for PB7 and PC[3:0]) on the JTAG pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

4.3.4.2 Communication with JTAG/SWD

Because the debug clock and the system clock can be running at different frequencies, care must be taken to maintain reliable communication with the JTAG/SWD interface. In the Capture-DR state, the result of the previous transaction, if any, is returned, together with a 3-bit ACK response. Software should check the ACK response to see if the previous operation has completed before initiating a new transaction. Alternatively, if the system clock is at least 8 times faster than the debug clock (TCK or SWCLK), the previous operation has enough time to complete and the ACK bits do not have to be checked.

4.3.4.3 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The switching preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Capture IR, Exit1 IR, Update IR, Run Test Idle, Select DR, Select IR, Capture IR, Run Test Idle, Select DR, Select IR, and Test-Logic-Reset states.

Stepping through the JTAG TAP Instruction Register (IR) load sequences of the TAP state machine twice without shifting in a new instruction enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM® Debug Interface V5 Architecture Specification*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low

probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

4.4 Initialization and Configuration

After a Power-On-Reset or an external reset (\mathbb{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ($\mathbb{PB7}$ and $\mathbb{PC}[3:0]$) for their alternate function using the **GPIOAFSEL** register. In addition to enabling the alternate functions, any other changes to the GPIO pad configurations on the five JTAG pins ($\mathbb{PB7}$ and $\mathbb{PC}[3:0]$) should be reverted to their default settings.

4.5 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

4.5.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain connected between the JTAG TDI and TDO pins with a parallel load register. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 4-3 on page 146. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that \texttt{TDI} is always connected to \texttt{TDO} .

Table 4-3. JTAG Instruction Register Commands

4.5.1.1 EXTEST Instruction

The EXTEST instruction is not associated with its own Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows

tests to be developed that drive known values out of the controller, which can be used to verify connectivity. While the EXTEST instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

4.5.1.2 INTEST Instruction

The INTEST instruction is not associated with its own Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable. While the INTEXT instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

4.5.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 149 for more information.

4.5.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 149 for more information.

4.5.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 149 for more information.

4.5.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 149 for more information.

4.5.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a Power-On-Reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 148 for more information.

4.5.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 149 for more information.

4.5.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

4.5.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 4-3 on page 148. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x1BA0.0477. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

Figure 4-3. IDCODE Register Format



4.5.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 4-4 on page 149. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

Figure 4-4. BYPASS Register Format


0-TDO►

4.5.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 4-5 on page 149. Each GPIO pin, starting with a GPIO pin next to the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 4-5. Boundary Scan Register Format



4.5.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

4.5.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

4.5.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM® Debug Interface V5 Architecture Specification*.

5 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

5.1 Signal Description

Table 5-1 on page 150 lists the external signals of the System Control module and describes the function of each. The NMI signal is the alternate function for and functions as a GPIO after reset. under commit protection and require a special process to be configured as any alternate function or to subsequently return to the GPIO function. The column in the table below titled "Pin Assignment" lists the GPIO pin placement for the NMI signal. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 241) should be set to choose the NMI function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 223. The remaining signals (with the word "fixed" in the Pin Assignment column) have a fixed pin assignment and function.

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	10	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
RST	5	I	TTL	System reset input.

Table 5-1. System Control & Clocks Signals (48QFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

5.2 Functional Description

The System Control module provides the following capabilities:

- Device identification (see "Device Identification" on page 150)
- Local control, such as reset (see "Reset Control" on page 150), power (see "Power Control" on page 155) and clock control (see "Clock Control" on page 155)
- System control (Run, Sleep, and Deep-Sleep modes); see "System Control" on page 158

5.2.1 Device Identification

Several read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

5.2.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

5.2.2.1 Reset Sources

The controller has six sources of reset:

1. External reset input pin (\overline{RST}) assertion; see "External \overline{RST} Pin" on page 152.

- 2. Power-on reset (POR); see "Power-On Reset (POR)" on page 151.
- 3. Internal brown-out (BOR) detector; see "Brown-Out Reset (BOR)" on page 153.
- 4. Software-initiated reset (with the software reset registers); see "Software Reset" on page 154.
- 5. A watchdog timer reset condition violation; see "Watchdog Timer Reset" on page 154.
- 6. Internal low drop-out (LDO) regulator output.

Table 5-2 provides a summary of results of the various reset operations.

Table 5-2. Reset Sources

Reset Source	Core Reset?	JTAG Reset?	On-Chip Peripherals Reset?
Power-On Reset	Yes	Yes	Yes
RST	Yes	Pin Config Only	Yes
Brown-Out Reset	Yes	No	Yes
Software System Request Reset ^a			Yes
Software Peripheral Reset No		No	Yes ^b
Watchdog Reset Yes		No	Yes
LDO Reset	Yes	No	Yes

a. By using the SYSRESREQ bit in the ARM Cortex-M3 **Application Interrupt and Reset Control (APINT)** register b. Programmable on a module-by-module basis using the Software Reset Control Registers.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

Note: The main oscillator is used for external resets and power-on resets; the internal oscillator is used during the internal process by internal reset and clock verification circuitry.

5.2.2.2 Power-On Reset (POR)

Note: The power-on reset also resets the JTAG controller. An external reset does not.

The internal Power-On Reset (POR) circuit monitors the power supply voltage (V_{DD}) and generates a reset signal to all of the internal logic including JTAG when the power supply ramp reaches a threshold value (V_{TH}). The microcontroller must be operating within the specified operating parameters when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the microcontroller must reach 3.0 V within 10 msec of V_{DD} crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset signal to hold the microcontroller in reset longer than the internal POR, the \overline{RST} input may be used as discussed in "External RST Pin" on page 152.

The Power-On Reset sequence is as follows:

- **1.** The microcontroller waits for internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.


The internal POR is only active on the initial power-up of the microcontroller. The Power-On Reset timing is shown in Figure 17-6 on page 466.

5.2.2.3 External RST Pin

Note: It is recommended that the trace for the RST signal must be kept as short as possible. Be sure to place any components connected to the RST signal as close to the microcontroller as possible.

If the application only uses the internal POR circuit, the \overline{RST} input must be connected to the power supply (V_{DD}) through an optional pull-up resistor (0 to 100K Ω) as shown in Figure 5-1 on page 152.

Figure 5-1. Basic RST Configuration




 R_{PU} = 0 to 100 k Ω

The external reset pin (\overline{RST}) resets the microcontroller including the core and all the on-chip peripherals except the JTAG TAP controller (see "JTAG Interface" on page 140). The external reset sequence is as follows:

- 1. The external reset pin (RST) is asserted for the duration specified by T_{MIN} and then de-asserted (see "Reset" on page 465).
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

To improve noise immunity and/or to delay reset at power up, the \overline{RST} input may be connected to an RC network as shown in Figure 5-2 on page 152.

Figure 5-2. External Circuitry to Extend Power-On Reset




 R_{PU} = 1 k Ω to 100 k Ω

 $C_1 = 1 \text{ nF to } 10 \mu \text{F}$

If the application requires the use of an external reset switch, Figure 5-3 on page 153 shows the proper circuitry to use.





Typical R_{PU} = 10 kΩ

Typical R_S = 470 Ω

C₁ = 10 nF

The R_{PU} and C_1 components define the power-on delay.

The external reset timing is shown in Figure 17-5 on page 465.

5.2.2.4 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . The circuit is provided to guard against improper operation of logic and peripherals that operate off the power supply voltage (V_{DD}) and not the LDO voltage. If a brown-out condition is detected, the system may generate a controller interrupt or a system reset. The BOR circuit has a digital filter that protects against noise-related detection for the interrupt condition. This feature may be optionally enabled.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset sequence is as follows:

- 1. When V_{DD} drops below V_{BTH} , an internal BOR condition is set.
- 2. If the BORWT bit in the **PBORCTL** register is set and BORIOR is not set, the BOR condition is resampled, after a delay specified by BORTIM, to determine if the original condition was caused by noise. If the BOR condition is not met the second time, then no further action is taken.
- 3. If the BOR condition exists, an internal reset is asserted.
- 4. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.
- **5.** The internal BOR condition is reset after 500 μ s to prevent another BOR condition from being set before software has a chance to investigate the original cause.

The internal Brown-Out Reset timing is shown in Figure 17-7 on page 466.

5.2.2.5 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 158). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 17-8 on page 466.

5.2.2.6 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- **3.** The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The watchdog reset timing is shown in Figure 17-9 on page 467.

5.2.2.7 Low Drop-Out (LDO)

A reset can be initiated when the internal low drop-out (LDO) regulator output goes unregulated. This is initially disabled and may be enabled by software. LDO is controlled with the **LDO Power Control (LDOPCTL)** register. The LDO reset sequence is as follows:

- 1. LDO goes unregulated and the LDOARST bit in the LDOARST register is set.
- 2. An internal reset is asserted.

3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The LDO reset timing is shown in Figure 17-10 on page 467.

5.2.3 Power Control

The Stellaris[®] microcontroller provides an integrated LDO regulator that is used to provide power to the majority of the controller's internal logic. For power reduction, the LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V \pm 10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register.

5.2.4 Clock Control

System control determines the control of clocks in this part.

5.2.4.1 Fundamental Clock Sources

There are multiple clock sources for use in the device:

- Internal Oscillator (IOSC). The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%.
- Main Oscillator (MOSC). The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. The crystal value allowed depends on whether the main oscillator is used as the clock reference source to the PLL. If so, the crystal must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in the XTAL bit field in the RCC register (see page 170).

The internal system clock (SysClk), is derived from any of the above sources plus two others: the output of the main internal PLL, and the internal oscillator divided by four (3 MHz \pm 30%). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive). Table 5-3 on page 155 shows how the various clock sources can be used in a system.

Clock Source	Drive PLL?		Used as SysClk?		
Internal Oscillator (12 MHz)	Yes	BYPASS = 0, OSCSRC = 0x1	Yes	BYPASS = 1, OSCSRC = 0x1	
Internal Oscillator divide by 4 (3 MHz)	Yes	BYPASS = 0, OSCSRC = 0x2	Yes	BYPASS = 1, OSCSRC = 0x2	
Main Oscillator	Yes	BYPASS = 0 , OSCSRC = $0x0$	Yes	BYPASS = 1, OSCSRC = 0x0	

Table 5-3. Clock Source Options

5.2.4.2 Clock Configuration


Nearly all of the control for the clocks is provided by the **Run-Mode Clock Configuration (RCC)** register. This register controls the following clock functionality:

• Source of clocks in sleep and deep-sleep modes

- System clock derived from PLL or other clock source
- Enabling/disabling of oscillators and PLL
- Clock divisors
- Crystal input selection

Figure 5-4 on page 156 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be individually enabled/disabled.

Figure 5-4. Main Clock Tree



a. These are bit fields within the Run-Mode Clock Configuration (RCC) register.

In the **RCC** register, the SYSDIV field specifies which divisor is used to generate the system clock from either the PLL output or the oscillator source (depending on how the BYPASS bit in this register is configured). Table 5-4 shows how the SYSDIV encoding affects the system clock frequency, depending on whether the PLL is used (BYPASS=0) or another clock source is used (BYPASS=1). The divisor is equivalent to the SYSDIV encoding plus 1. For a list of possible clock sources, see Table 5-3 on page 155.

SYSDIV	Divisor	Frequency (BYPASS=0)	Frequency (BYPASS=1)	StellarisWare Parameter ^a
0x0	/1	reserved	Clock source frequency/2	SYSCTL_SYSDIV_1b
0x1	/2	reserved	Clock source frequency/2	SYSCTL_SYSDIV_2
0x2	/3	reserved	Clock source frequency/3	SYSCTL_SYSDIV_3
0x3	/4	reserved	Clock source frequency/4	SYSCTL_SYSDIV_4
0x4	/5	reserved	Clock source frequency/5	SYSCTL_SYSDIV_5
0x5	/6	reserved	Clock source frequency/6	SYSCTL_SYSDIV_6
0x6	/7	reserved	Clock source frequency/7	SYSCTL_SYSDIV_7
0x7	/8	25 MHz	Clock source frequency/8	SYSCTL_SYSDIV_8
0x8	/9	reserved	Clock source frequency/9	SYSCTL_SYSDIV_9
0x9	/10	20 MHz	Clock source frequency/10	SYSCTL_SYSDIV_10
0xA	/11	18.18 MHz	Clock source frequency/11	SYSCTL_SYSDIV_11
0xB	/12	16.67 MHz	Clock source frequency/12	SYSCTL_SYSDIV_12

SYSDIV	Divisor	Frequency (BYPASS=0)	Frequency (BYPASS=1)	StellarisWare Parameter ^a
0xC	/13	15.38 MHz	Clock source frequency/13	SYSCTL_SYSDIV_13
0xD	/14	14.29 MHz	Clock source frequency/14	SYSCTL_SYSDIV_14
0xE	/15	13.33 MHz	Clock source frequency/15	SYSCTL_SYSDIV_15
0xF	/16	12.5 MHz (default)	Clock source frequency/16	SYSCTL_SYSDIV_16

Table 5-4. Possible S	vstem Clock Freq	uencies Using the	SYSDIV Field	(continued)
	<i>y</i> otonn onoon i roq	aonoloo oomg mo		oonanaoa,

a. This parameter is used in functions such as SysCtlClockSet() in the Stellaris Peripheral Driver Library.

b. SYSCTL_SYSDIV_1 does not set the USESYSDIV bit. As a result, using this parameter without enabling the PLL results in the system clock having the same frequency as the clock source.

5.2.4.3 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The XTAL bit in the **RCC** register (see page 170) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

5.2.4.4 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software configures the main PLL input reference clock source, specifies the output divisor to set the system clock frequency, and enables the main PLL to drive the output.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation** (**PLLCFG**) register (see page 173). The internal translation provides a translation within \pm 1% of the targeted PLL VCO frequency.

The Crystal Value field (XTAL) in the **Run-Mode Clock Configuration (RCC)** register (see page 170) describes the available crystal choices and default programming of the **PLLCFG** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

5.2.4.5 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC register fields (see page 170).

5.2.4.6 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 17-7 on page 463). During the relock time, the affected PLL is not usable as a clock reference.

PLL is changed by one of the following:

• Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.

• Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the controller from the oscillator selected by the **RCC** register until the main PLL is stable (T_{READY} time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the PLL Lock interrupt.

5.2.4.7 Clock Verification Timers

There are three identical clock verification circuits that can be enabled though software. The circuit checks the faster clock by a slower clock using timers:

- The main oscillator checks the PLL.
- The main oscillator checks the internal oscillator.
- The internal oscillator divided by 64 checks the main oscillator.

If the verification timer function is enabled and a failure is detected, the main clock tree is immediately switched to a working clock and an interrupt is generated to the controller. Software can then determine the course of action to take. The actual failure indication and clock switching does not clear without a write to the **CLKVCLR** register, an external reset, or a POR reset. The clock verification timers are controlled by the PLLVER, IOSCVER, and MOSCVER bits in the **RCC** register.

5.2.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively. The **DC1**, **DC2** and **DC4** registers act as a write mask for the **RCGCn**, **SCGCn**, and **DCGCn** registers.

There are three levels of operation for the device defined as:

- Run Mode. In Run mode, the controller actively executes code. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor and the memory subsystem are not clocked and therefore no longer execute code. Sleep mode is entered by the Cortex-M3 core executing a WFI(Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See "Power Management" on page 76 for more details.

Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

Deep-Sleep Mode. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See "Power Management" on page 76 for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

Caution – If the Cortex-M3 Debug Access Port (DAP) has been enabled, and the device wakes from a low power sleep or deep-sleep mode, the core may start executing code before all clocks to peripherals have been restored to their run mode configuration. The DAP is usually enabled by software tools accessing the JTAG or SWD interface when debugging or flash programming. If this condition occurs, a Hard Fault is triggered when software accesses a peripheral with an invalid clock.

A software delay loop can be used at the beginning of the interrupt routine that is used to wake up a system from a WFI (Wait For Interrupt) instruction. This stalls the execution of any code that accesses a peripheral register that might cause a fault. This loop can be removed for production software as the DAP is most likely not enabled during normal execution.

Because the DAP is disabled by default (power on reset), the user can also power-cycle the device. The DAP is not enabled unless it is enabled through the JTAG or SWD interface.

5.3 Initialization and Configuration

The PLL is configured using direct register writes to the **RCC** register. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the **RCC** register. This configures the system to run off a "raw" clock source and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN and OEN bits in RCC. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN and OEN bits powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC.

Note: If the BYPASS bit is cleared before the PLL locks, it is possible to render the device unusable.

5.4 Register Map

Table 5-5 on page 160 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	162
0x004	DID1	RO	-	Device Identification 1	177
0x008	DC0	RO	0x000F.0007	Device Capabilities 0	179
0x010	DC1	RO	0x0000.709F	Device Capabilities 1	180
0x014	DC2	RO	0x0707.1013	Device Capabilities 2	182
0x018	DC3	RO	0xBF00.7FC0	Device Capabilities 3	184
0x01C	DC4	RO	0x0000.001F	Device Capabilities 4	186
0x030	PBORCTL	R/W	0x0000.7FFD	Power-On and Brown-Out Reset Control	164
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	165
0x040	SRCR0	R/W	0x00000000	Software Reset Control 0	201
0x044	SRCR1	R/W	0x00000000	Software Reset Control 1	202
0x048	SRCR2	R/W	0x00000000	Software Reset Control 2	204
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	166
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	167
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	168
0x05C	RESC	R/W	-	Reset Cause	169
0x060	RCC	R/W	0x0780.3AC0	Run-Mode Clock Configuration	170
0x064	PLLCFG	RO	-	XTAL to PLL Translation	173
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	187
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	190
0x108	RCGC2	R/W	0x00000000	Run Mode Clock Gating Control Register 2	196
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	188
0x114	SCGC1	R/W	0x00000000	Sleep Mode Clock Gating Control Register 1	192
0x118	SCGC2	R/W	0x00000000	Sleep Mode Clock Gating Control Register 2	197
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	189

Table 5-5. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x124	DCGC1	R/W	0x0000000	Deep Sleep Mode Clock Gating Control Register 1	194
0x128	DCGC2	R/W	0x0000000	Deep Sleep Mode Clock Gating Control Register 2	199
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	174
0x150	CLKVCLR	R/W	0x0000.0000	Clock Verification Clear	175
0x160	LDOARST	R/W	0x0000.0000	Allow Unregulated LDO to Reset the Part	176

Table 5-5. System Control Register Map (continued)

5.5 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the microcontroller. Each microcontroller is uniquely identified by the combined values of the CLASS field in the **DID0** register and the PARTNO field in the **DID1** register.

Offse	vice Iden e 0x400F.E et 0x000	000	ט ווט (טונ	D0)												
Гуре	RO, reset	- 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	50	VER	20	21		1 1		23		rved		1	10	1	10
уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11 I	10	9	8	7	6	5	4	3	2	1	0
ype eset	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31	31 reserved RO		0	0	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.						•				
	30:28		VEF	ર	R	0	0x0	DID0 Version								
								This field defines the DID0 register format version. The vers is numeric. The value of the VER field is encoded as follows								numb
								Valu	ue Desc	ription						
								0x0			egister fo lass devi		finition fo	or Stellar	is®	
	27:16		reserved RO		0	0x0	Software should not rely on the value of a reserved bit. To pr compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.									
	15:8		MAJC	DR	R	0	- Major Revision									
								revis num	sion refle ber is in	cts chan dicated i	ne major ges to ba n the pai	ise layer rt numbe	s of the d	lesign. T tter (A fo	he major or first rev	revisio
								101 5	econd, a	and so o					0.	
											n). mon				0.	
									ue Desc	ription	nitial dev				0.	
								Valu	ue Desc Revi	ription sion A (ii	,	ice)			0.	
								Valu 0x0	ue Desc Revis Revis	ription sion A (ii sion B (fi	nitial dev	ice) layer re	vision)			

Bit/Field	Name	Туре	Reset	Description
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.
				and so on.

Register 2: Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Power-On and Brown-Out Reset Control (PBORCTL)
--

Base 0x400F.E000

Offset 0x030 Type R/W, reset 0x0000.7FFD

	,															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1	1			r r	rese	rved			ı ı	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1			BOR	ТІМ							BORIOR	BORWT
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
В	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
					_	_							-		_	
	31:16		reser	ved	R	0	0x0					he value ucts, the			•	
											•	dify-write				
								p. 00					operate			
	15:2		BOR	ГІМ	R/	W	0x1FFF	BO	R Time D	elay						
								This	field spe	cifies the	e numbe	r of intern	al oscilla	tor clock	ks delaye	d before
								the	BOR out	put is re	sampled	l if the BC	RWT bit	is set.		
								The	width of	this field	l is deriv	ed by the	et _{BOR} w	idth of 5	500 µs ar	nd the
										•	,	quency of	12 MHz	: ± 30%.	At +30%	6, the
								cou	nter valu	e has to	exceed	7,800.				
	1		BORI	OR	R/	W	0	BO	R Interrup	ot or Res	set					
								This	bit contr	rols how	a BOR	event is s	ignaled	to the c	ontroller.	lf set, a
								rese	et is signa	aled. Oth	nerwise,	an interro	upt is sig	naled.		
	0		BOR	wт	R/	W	1	BO	R Wait ar	nd Checl	< for Noi	se				
									•	ifies the i	response	e to a bro	wn-out s	ignal as	sertion if	BORIOR
									ot set.							
												IOR is cle				
												esamples				
									Jppresse	• •			וכו מששלו	ieu, ine	i i i i i i i a s	0001
									••	•		s do not	resamnli	e the ou	tout and	anv
												ately if en			spar and	any
										•						

Register 3: LDO Power Control (LDOPCTL), offset 0x034

The $\ensuremath{\texttt{VADJ}}$ field in this register adjusts the on-chip output voltage (V_OUT).

Base Offse	0x400F.I t 0x034		DI (LDOI	PCTL)												
ı	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					•	rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1			rved	1 1			ſ		1	۱ ۷۸	'DJ	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:6		reserv	ved	R	0	0	com	patibility	ould not with futu cross a r	ure prod	ucts, the	value of	a reserv		
	5:0		VAD)J	R/	W	0x0	LDC	Output	Voltage						
										ts the on Id are pro			age. The	progran	nming va	lues for
								Val	ue	V _{OUT} (V))					
								0x0	0	2.50						
								0x0	1	2.45						
								0x0	2	2.40						
								0x0	3	2.35						
								0x0	4	2.30						
								0x0	5	2.25						
								0x0	6-0x3F	Reserve	d					
								0x1	В	2.75						
								0x1	С	2.70						
								0x1	D	2.65						
								0x1		2.60						
								0x1	F	2.55						

Raw Interrupt Status (RIS)

Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Offse	0x400F.E t 0x050 RO, rese		.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		•				• •	rese	rved	•					•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		reserved		• •			PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	it/Field		Nam	ie	Тур	be	Reset	Des	cription							
	31:7		reserv	/ed	R	C	0	com	patibility	ould not with futu cross a re	ure produ	ucts, the	value of	a reserv	•	
	6		PLLLF	RIS	R	С	0			aw Interre et when t			imer ass	erts.		
	5		CLR	IS	R	C	0			it Raw In et if the L	•		t asserts			
	4		IOFR	lS	R	C	0			illator Fa et if an inf				tected.		
	3		MOFF	RIS	R	C	0			tor Fault et if a ma		•		ed.		
	2		LDOF	RIS	R	C	0			Unregula et if a LD				i		
	1		BORF	RIS	R	C	0	This a bro from bit ir	bit is th own-out the bro	Reset Ra e raw into condition wn-out de register	errupt stan is curre	atus for ently acti circuit. A	any brov ve. This n interrup	is an uni ot is repo	registere rted if the	d signal BORIM
	0		PLLFI	ิสเร	R	С	0			aw Interr et if a PLI	•		d (stops	oscillatin	g).	

Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

Interrupt Mask Control (IMC)

Offset	0x400F.E 0x054 R/W, res	E000 et 0x0000	0.0000	,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				•				rese	erved	•	•			•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		I	1	reserved		1 1		1	PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:7		reser	ved	R	0	0	com	patibility	ould not y with futu cross a r	ure prod	ucts, the	e value of	a reserv		
	6		PLLL	IM	R/	W	0	This inte	s bit spec rrupt. If s	iterrupt M cifies whe set, an in an interru	ther a Pl terrupt is	s genera	ted if PL	•		
	5		CLI	Μ	R/	W	0	This con	s bit spe troller in	it Interrup cifies whe terrupt. If an interru	ether a c [:] set, an	interrup	t is gener			
	4		IOFI	М	R/	W	0	This to a	bit spec	cillator Fa cifies whe er interru an interru	ther an ii pt. If set,	nternal o an inter	scillator f rupt is ge			
	3		MOF	IM	R/	W	0	Mai	n Oscilla	ator Fault	Interrup	ot Mask				
								to a	controll	cifies whe er interru an interru	pt. If set,	an inter	rupt is ge			
	2		LDO	IM	R/	W	0	LDC) Power	Unregula	ated Inte	errupt Ma	ask			
								pror	noted to	cifies when a contro set; other	ller inter	rupt. If s	set, an int	errupt is	generat	
	1		BOR	IM	R/	W	0	Brov	wn-Out	Reset Int	errupt M	ask				
								con	troller in	cifies whe terrupt. If an interru	set, an	interrup	t is gener			
	0		PLLF	IM	R/	W	0	PLL	. Fault Ir	nterrupt N	lask					
								inte	rrupt. If :	cifies whe set, an in is not ge	terrupt is	s genera		•		

Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the RIS register (see page 166).

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000 Offset 0x058 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			I	1	· ·		т т	rese	rved	1 1		ſ	1		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•	reserved					PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	RO 0
В	it/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:7		reserv	ved	R	С	0	com	patibility	ould not i with futu cross a re	ire produ	ucts, the	value of	a reserv		
	6		PLLLI	MIS	R/W	/1C	0	This	bit is se	asked Int t when the 1 to this I	e PLL T _R		er assert	s. The in	terrupt is	cleared
	5		CLM	IIS	R/W	/1C	0	This	bit is se	it Masked et if the Ll 1 to this l	DO's CL			. The inte	errupt is	cleared
	4		IOFM	1IS	R/W	/1C	0	This	bit is se	illator Fa et if an int vriting a 1	ernal os	cillator f	•		The inter	rupt is
	3		MOF	MIS	R/W	/1C	0	This	bit is se	tor Fault t if a mair 1 to this I	oscillate	•		d. The int	terrupt is	cleared
	2		LDON	MIS	R/W	/1C	0	This	bit is se	Unregula et if LDO o this bit.			•		pt is clea	ared by
	1		BORM	MIS	R/W	/1C	0	This set, BOR	bit is th a brown IM bit in	d Interrup e masked -out cond the IMC r eared. Th	d interru dition wa register i	pt status is detect s set and	ted. An ir	nterrupt i LIOR bit i	s reporte n the PB	ed if the ORCTL
	0		reserv	ved	R	C	0	com	patibility	ould not i with futu cross a re	ire produ	ucts, the	value of	a reserv		

Register 7: Reset Cause (RESC), offset 0x05C

This field specifies the cause of the reset event to software. The reset value is determined by the cause of the reset. When an external reset is the cause (EXT is set), all other reset bits are cleared. However, if the reset is due to any other cause, the remaining bits are sticky, allowing software to see all causes.

Base Offse	0x400F.E t 0x05C R/W, rese	2000	,													
I	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					I				rved				1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
]			1		1	rved	, , ,	0	· · · ·		LDO	sw	WDT	BOR	POR	EXT
Г уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	-	-	-	-	-	-
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:6		reserv	ved	R	0	0	com		with futu	ire produ	ucts, the	value of	a reserv	t. To prov ved bit sh	
	5		LDO	٦ ٦	R/	W/	_	וחנ) Reset							
	Ū		LDV	5	10			Whe				circuit h	as lost re	egulatior	n and has	6
	4		SM	1	R/	W	-	Soft	ware Re	set						
								Whe	en set, in	dicates a	a softwa	re reset	is the ca	use of th	ne reset e	event.
	3		WD	т	R/	<u>\</u> ٨/	_	\W/at	chdog Ti	mer Res	ot					
	Ū		110		10				-			log reset	t is the c	ause of f	the reset	event.
	•			-								0				
	2		BOI	ĸ	R/	VV	-		wn-Out F		brown	out rese	t is tha c	sause of	the reset	event
								VVIIC	511 301, 111	uicates a		outrese		ause or		event.
	1		PO	R	R/	W	-		/er-On R							
								Whe	en set, in	dicates a	a power-	on reset	is the ca	ause of t	he reset	event.
	0		EX	Г	R/	W	-	Whe	ernal Res en set, in reset eve	dicates a	an exteri	nal reset	(RST as	sertion)	is the ca	use of

Reset Cause (RESC)

Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC)
Base 0x400F.E000 Offset 0x060
Type R/W, reset 0x0780.3AC0

турс	,															
Г	31	30	29	28	27	26	25	24	23	22	21	20	19 1	18	17	16
		rese	erved		ACG		SYS	SDIV		USESYSDIV			rese	erved		
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	PWRDN	OEN	BYPASS	PLLVER		' X1	AL		OSC	SRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS
Type Reset	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
B	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:28		reserv	ved	R	0	0x0	com	npatibility	ould not r with futu cross a re	ire produ	ucts, the	value of	a reserv		
	27		ACC	3	R/	W	0	Auto	Clock (Gating						
								Gat Gat Dee are com Cor mod The mod	ing Con ing Con p-Sleep used to troller is ntrol (RC de. RCGCr de. s allows	cifies whe trol (SCC trol (DCC mode (re control th in a sleep GCn) reg a registers periphera ode and	GCn) reg GCn) reg spective e clocks o mode. gisters a s are alw ils to cor	gisters a gisters if ly). If se distribu Otherwi re used vays use	nd Deep the cont t, the SC uted to th ise, the F when the ed to con	-Sleep-I croller en GCn or E e periphe Run-Mod controlle trol the c	Mode Clo ters a Slo DCGCn r erals who le Clock er enters	ock eep or egisters en the Gating a sleep Run
	26:23		SYSE	٥IV	R/	W	0xF	Sys	tem Cloo	k Divisor						
								the bit i	PLL outp	ich diviso out or the gister is c	oscillato	or source	e (depen	ding on I	how the	BYPASS
								The	PLL VC	O freque	ncy is 20	00 MHz				
										v value i used, th						
									e PLL is ISYSDIV	not being	g used, t	he sysi	DIV valu	e can be	less tha	n
	22		USESY	SDIV	R/	W	0	Ena	ble Syst	em Clock	Divider					
								syst		tem clock k divider i						
								in th	e RCC2	C2 bit in register i d in this re	s used a					

Bit/Field	Name	Туре	Reset	Description	n	
21:14	reserved	RO	0	compatibili		of a reserved bit. To provide value of a reserved bit should be operation.
13	PWRDN	R/W	1	PLL Powe	r Down	
					nnects to the PLL PWRDN ir PLL. See Table 5-6 on page	nput. The reset value of 1 powers 172 for PLL mode control.
12	OEN	R/W	1	PLL Outpu	it Enable	
				the driver t		put driver is enabled. If cleared, ne output. Otherwise, the PLL .L module.
				Note:	Both PWRDN and OEN must I	be cleared to run the PLL.
11	BYPASS	R/W	1	PLL Bypas	SS	
				the OSC s source. Ot clock divid	ource. If set, the clock that of herwise, the clock that drive ed by the system divider.	derived from the PLL output or drives the system is the OSC as the system is the PLL output
				See Table	5-4 on page 156 for program	mming guidelines.
10	PLLVER	R/W	0	PLL Verific		
				timer is en		ner function. If set, the verification nerated if the PLL becomes n timer is not enabled.
9:6	XTAL	R/W	0xB	Crystal Va	lue	
					pecifies the crystal value att or this field is provided belo	ached to the main oscillator. The w.
					ystal Frequency (MHz) Not ing the PLL	Crystal Frequency (MHz) Using the PLL
				0x0	1.000	reserved
				0x1	1.8432	reserved
				0x2	2.000	reserved
				0x3	2.4576	reserved
				0x4	3.5795	45 MHz
				0x5	3.686	4 MHz
				0x6	4 N	MHz
				0x7	4.096	6 MHz
				0x8	4.915	2 MHz
				0x9	5 N	MHz
				0xA	5.12	2 MHz
				0xB	6 MHz (re	eset value)
				0xC	6.144	4 MHz
				0xD	7.372	28 MHz
				0xE	8 N	MHz
				0xF	8.192	2 MHz

Bit/Field	Name	Туре	Reset	Description
5:4	OSCSRC	R/W	0x0	Oscillator Source Selects the input source for the OSC. The values are:
				 Value Input Source 0x0 MOSC Main oscillator (default) 0x1 IOSC Internal oscillator 0x2 IOSC/4 Internal oscillator / 4 (this is necessary if used as input to PLL) 0x3 reserved
3	IOSCVER	R/W	0	Internal Oscillator Verification Timer This bit controls the internal oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
2	MOSCVER	R/W	0	Main Oscillator Verification Timer This bit controls the main oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
1	IOSCDIS	R/W	0	Internal Oscillator Disable 0: Internal oscillator (IOSC) is enabled. 1: Internal oscillator is disabled.
0	MOSCDIS	R/W	0	Main Oscillator Disable 0: Main oscillator is enabled (default). 1: Main oscillator is disabled .

Table 5-6. PLL Mode Control

PWRDN	OEN	Mode
1	Х	Power down
0	0	Normal

Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 170).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq * (F + 2) / (R + 2)

XTAL to PLL Translation (PLLCFG)

~	·L	ιU		nunsiau	011 (1	LLO
Dee	~ ^,		0	20		

Base 0x400F.E000 Offset 0x064

Type RO, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1	[1 1	rese	rved	[1	1			1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	D					F				1			R	•	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-					-		D (-								
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:16		reserv	ved	R	0	0x0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	15:14		OD)	R	0	-	PLL	OD Valu	ie						
								This	field spe	ecifies th	ne value	supplied	to the P	LL's OD	input.	
								Vali	ue Desc	rintion						
								0x0		e by 1						
										,						
								0x1		e by 2						
								0x2		e by 4						
								0x3	Rese	rved						
	13:5		F		R	0	_	DU	F Value							
	10.0		Ĩ			0	-			ocifies th	ne value	supplied	to the P	l l's Fin	nut	
								1113	nciu spe	Someo u		Sapplieu			put.	
	4:0		R		R	0	-	PLL	R Value							
								This	field spe	ecifies th	ie value	supplied	to the P	LL's R in	nput.	

Register 10: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register is used to automatically switch from the main oscillator to the internal oscillator when entering Deep-Sleep mode. The system clock source is the main oscillator by default. When this register is set, the internal oscillator is powered up and the main oscillator is powered down. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode.

Offse	0x400F.I t 0x144 R/W, res	=000 et 0x0780	0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			1	1 1	rese	erved		1	1		ſ	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	r		r	1 1	reserved	1 1 1		1	1	1	r	r	IOSC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:1	reser	ved	R	0	0x0	com	ware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•		
0 IOSC				R/	W	0	Whe	C Clock en set, for SCSRC fi	rces IOS		clock sou	rce durir	ng Deep-	Sleep (c	verrides	

Deep Sleep Clock Configuration (DSLPCLKCFG) Base 0x400F.E000 Offset 0x144 Type R/W, reset 0x0780.0000

Register 11: Clock Verification Clear (CLKVCLR), offset 0x150

This register is provided as a means of clearing the clock verification circuits by software. Since the clock verification circuits force a known good clock to control the process, the controller is allowed the opportunity to solve the problem and clear the verification fault. This register clears all clock verification faults. To clear a clock verification fault, the VERCLR bit must be set and then cleared by software. This bit is not self-clearing.

Offse	0x400F.E t 0x150 R/W, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	r r 1		î î	rese	rved			1		Ì	Î	Î
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	, , , , , , , , , , , , , , , , , , ,		т т	reserved				1		1	1	VERCLR
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Bit/Field		Nan	ne	Тур	be	Reset	Des	cription							
31:1 reserved RO 0 Software should not rely on the value of a r compatibility with future products, the value preserved across a read-modify-write opera													value of	a reserv	•	
	0		VERO	CLR	R۸	N	0		ck Verific ars clock			S.				

Clock Verification Clear (CLKVCLR)

Register 12: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160

This register is provided as a means of allowing the LDO to reset the part if the voltage goes unregulated. Use this register to choose whether to automatically reset the part if the LDO goes unregulated, based on the design tolerance for LDO fluctuation.

Offse	0x400F.E t 0x160 R/W, rese		00.000			,	,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l		1	Î	1		1	rese	rved		1	1		Ì	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	I	1			reserved			1	1			1	LDOARST
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:1		reser	ved	R	0	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	ovide hould be
	0		LDOA	RST	R/	W	0) Reset en set, al	lows un	regulate	d LDO oı	utput to r	eset the	part.	

Allow Unregulated LDO to Reset the Part (LDOARST)

Register 13: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type. Each microcontroller is uniquely identified by the combined values of the CLASS field in the **DID0** register and the PARTNO field in the **DID1** register.

Base Offset	ice Iden 0x400F.E tt 0x004 RO, reset	000	on 1 (Dll	D1)												
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-	V	ĒR			F	AM				-	PAR	TNO			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•			rese	rved					TEMP		Pł	κG	ROHS	QL	AL
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO -	RO -	RO -	RO -	RO -	RO 1	RO -	RO -
В	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:28		VEF	2	R	0	0x0	This is ni enco	umeric. T odings a ue Desc Initia	fines the The value re reserv cription	e of the v ved): egister fo	VER field	is enco	sion. The ded as fo ndicating	llows (al	l other
	27:24		FAN	Л	R	0	0x0	Lum othe	inary Mi er encodi ue Desc Stella	cro produings are production	uct portf reserved y of mic	olio. The 1): rocontoll	value is ers, that	the device s encoded : is, all de 13S.	d as follo	ows (all
	23:16		PART	NO	R	0	0x19	This valu Val	•	ovides the oded as t cription	•			ice within Igs are re		
	15:8		reserv	/ed	R	0	0	com	patibility		ure prod	ucts, the	value of	erved bit. f a reserv on.	•	

Bit/Field	Name	Туре	Reset	Description
7:5	TEMP	RO	-	Temperature Range This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved): Value Description
				0x0 Commercial temperature range (0°C to 70°C)
				0x1 Industrial temperature range (-40°C to 85°C)
				0x2 Extended temperature range (-40°C to 105°C)
4:3	PKG	RO	-	Package Type
				This field specifies the package type. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 28-pin SOIC package
				0x1 48-pin LQFP package
				0x3 48-pin QFN package
2	ROHS	RO	1	RoHS-Compliance
				This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status
				This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Engineering Sample (unqualified)
				0x1 Pilot Production (unqualified)

0x2 Fully Qualified

Register 14: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Offse	0x400F.E t 0x008 RO, rese	E000 et 0x000F.	0007													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		•		SRA	MSZ	1	1	1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[ſ	I	1	ŀ	1	1 1	FLAS	I SHSZ	I	T	1	1	1	I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1
B	lit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		SRAM	ISZ	R	0	0x000F	-	AM Size cates the	e size of	the on-c	hip SRA	M memo	ory.		
								Val 0x0	ue De 000F4 k	scription (B of SR						
	15:0		FLASI	HSZ	R	0	0x0007		sh Size cates the	e size of	the on-c	hip flash	memory	/.		
								Val	ue De)007 16	scription						

Device Capabilities 1 (DC1)

Register 15: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: PWM, ADC, Watchdog timer, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

Base Offse	e 0x400F.E et 0x010 RO, rese	E000	·	.,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			т т	rese	erved		1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		MINS	YSDIV	•		res	erved		MPU	rese	erved	PLL	WDT	SWO	SWD	JTAG
Type Reset	RO 0	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	scription							
	31:16		reser	ved	R	0	0	con	tware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	15:12		MINSY	SDIV	R	0	0x7	Min hare sys	tem Cloc imum 4-t dware-de tem clock ue Desc 7 Spec	pit divide pendent divisor ription	r value t t. See th using th	e RCC r e sysdi	egister fo	or how to	o change	
	11:8		reser	ved	R	0	0	con	tware sho patibility served ac	ould not with futi	rely on t ure prod	he value ucts, the	of a res value of	erved bit a reserv	t. To prov	
	7		MP	U	R	0	1	Who	U Preser en set, in dule is pr llaris Data	dicates f esent. S	ee the "	Cortex-N	13 Periph	•		• •
	6:5		reser	ved	R	0	0	con	tware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv		
	4		PL	L	R	0	1	Wh	. Present en set, in sent.		that the	on-chip l	Phase Lo	ocked La	op (PLL) is
	3		WD	T	R	0	1		tchdog Ti en set, in			atchdog	timer is p	oresent.		

Bit/Field	Name	Туре	Reset	Description
2	SWO	RO	1	SWO Trace Port Present When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	1	JTAG Present When set, indicates that the JTAG debugger interface is present.

Device Capabilities 2 (DC2)

Register 16: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

Base Offse	0x400F.l t 0x014	E000 E000 et 0x0707.1		2)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved			COMP2	COMP1	COMP0		•	reserved		1	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0				reserved			•	SSI0	rese	erved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1
B	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:27		reserv	/ed	R	0	0	com	patibility	with fut	rely on th ure produ ead-mod	ucts, the	value of	a reserv	•	
	26		СОМ	P2	R	0	1		-	•	2 Presen that anal		parator 2	is prese	nt.	
	25		СОМ	P1	R	0	1		0	•	1 Presen that anal		parator 1	is prese	nt.	
	24		СОМ	P0	R	0	1		0	•	0 Presen that anal		parator 0	is prese	nt.	
	23:19		reserv	ved	R	0	0	com	patibility	with fut	rely on th ure produ read-mod	ucts, the	value of	a reserv		
	18		TIME	R2	preserved across a read-modify-write operation. RO 1 Timer 2 Present When set, indicates that General-Purpose Timer module 2 is present								resent.			
	17		TIME	R1	R	RO 1 Timer 1 Present When set, indicates that General-Purpose Timer module 1 is present								resent.		
	16		TIME	R0	R	0	1	Timer 0 Present When set, indicates that General-Purpose Timer module 0 is pre							resent.	
	15:13		reserv	ved	R	0	0	com	patibility	with fut	rely on th ure produ read-mod	ucts, the	value of	a reserv	•	
	12		12C	0	R	0	1			0 Presei idicates	nt that I2C i	module (0 is pres	ent.		

Bit/Field	Name	Туре	Reset	Description
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	RO	1	SSI0 Present When set, indicates that SSI module 0 is present.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	RO	1	UART1 Present When set, indicates that UART module 1 is present.
0	UART0	RO	1	UART0 Present When set, indicates that UART module 0 is present.

Device Capabilities 3 (DC3)

Base 0x400F.E000

Register 17: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

Offse	0x400F.E t 0x018 RO, rese		.7FC0														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	32KHZ	reserved	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0		1 1		reser	ved	[
Type Reset	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved	C2O	C2PLUS	C2MINUS	C10	C1PLUS	C1MINUS	C00	COPLUS	COMINUS	•		rese	rved			
Type Reset	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	scription								
	31		32KI	ΗZ	R	0	1	32K	Hz Input	t Clock Av	ailable						
										idicates tl as a 32-l			an even	CCP pir	n is pres	ent and	
	30		reser	ved	R	0	0	can be used as a 32-KHz input clock. Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									
	29		CCF	25	R	0	1	CC	P5 Pin P	resent							
								Wh	en set, ir	ndicates th	nat Capi	ure/Com	pare/PV	VM pin 5	is prese	ent.	
	28		CCF	94	R	0	1		P4 Pin P en set, ir	resent idicates tl	nat Capi	ture/Com	ipare/PV	VM pin 4	is prese	ent.	
	27		CCF	23	R	0	1		P3 Pin P en set, ir	resent idicates tl	nat Capi	ture/Com	pare/PV	VM pin 3	is prese	ent.	
	26		CCF	2	R	0	1		P2 Pin P en set, ir	resent idicates tl	nat Capi	ture/Com	pare/PV	VM pin 2	is prese	ent.	
	25		CCF	21	R	0	1		P1 Pin P en set, ir		nat Capl	ture/Com	ipare/PV	VM pin 1	is prese	ent.	
	24		CCF	20	R	0	1	When set, indicates that Capture/Compare/PWM pin 1 is present. CCP0 Pin Present When set, indicates that Capture/Compare/PWM pin 0 is present.									
	23:15		reser	ved	R	0	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	14		C20	C	R	0	1		o Pin Pre en set, in	sent idicates th	nat the a	nalog co	mparato	or 2 outp	ut pin is p	present.	
	13		C2PL	US	R	0	1		⊦ Pin Pre en set, in	sent dicates th	at the ar	nalog con	nparator	2 (+) inp	out pin is p	present.	

Bit/Field	Name	Туре	Reset	Description
12	C2MINUS	RO	1	C2- Pin Present When set, indicates that the analog comparator 2 (-) input pin is present.
11	C10	RO	1	C1o Pin Present When set, indicates that the analog comparator 1 output pin is present.
10	C1PLUS	RO	1	C1+ Pin Present When set, indicates that the analog comparator 1 (+) input pin is present.
9	C1MINUS	RO	1	C1- Pin Present When set, indicates that the analog comparator 1 (-) input pin is present.
8	C0O	RO	1	C0o Pin Present When set, indicates that the analog comparator 0 output pin is present.
7	COPLUS	RO	1	C0+ Pin Present When set, indicates that the analog comparator 0 (+) input pin is present.
6	COMINUS	RO	1	C0- Pin Present When set, indicates that the analog comparator 0 (-) input pin is present.
5:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 18: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of GPIOs in the specific device. The format of this register is consistent with the RCGC2, SCGC2, and DCGC2 clock control registers and the SRCR2 software reset control register.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
- F	1		1	1			т т	reser	rved			1	1	1	1	1
уре 🗖	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1	1		reserved						GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
set	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
В	it/Field		Na	me	Ty	pe	Reset	Desc	cription							
_					. ,			2000								
	31:5		rese	rved	R	0	0					the value			•	
	31:5		rese	rved	R	0	0	com	patibility	with fut	ure proc	lucts, the	value of	a reserv	•	
	31:5		rese	rved	R	0	0	com	patibility	with fut	ure proc		value of	a reserv	•	
	31:5 4		rese		R R		0 1	com pres	patibility erved ad	with fut	ure proc ead-mo	lucts, the	value of	a reserv	•	
								comp prese GPIC	patibility erved ac O Port E	with futu cross a r Present	ure proc ead-mo	lucts, the	value of operation	a reservon.	•	
	4		GP	OE	R	0	1	comp press GPIC Whe	patibility erved ac O Port E en set, in	with futu cross a r Present dicates	ure proc ead-mc : :hat GP	lucts, the dify-write	value of operation	a reservon.	•	
				OE		0		comp prese GPIC Whe GPIC	patibility erved ac D Port E n set, in D Port D	with futu cross a r Present dicates	ire proc ead-mo hat GP	lucts, the dify-write IO Port E	value of operation	a reservon.	•	
	4		GP	OE	R	0	1	comp prese GPIC Whe GPIC	patibility erved ac D Port E n set, in D Port D	with futu cross a r Present dicates	ire proc ead-mo hat GP	lucts, the dify-write	value of operation	a reservon.	•	
	4		GP	IOE IOD	R	0	1	com press GPIC Whe GPIC Whe	patibility erved ac D Port E n set, in D Port D n set, in	with futu cross a r Present dicates	ire proc ead-mo hat GP	lucts, the dify-write IO Port E	value of operation	a reservon.	•	
	4 3		GPI GPI	IOE IOD	R	0	1	comp press GPIC Whe GPIC Whe	patibility erved ac D Port E n set, in D Port D n set, in D Port C	with futu cross a r Present dicates t Present dicates t Present	ire proc ead-mo hat GP t that GP	lucts, the dify-write IO Port E	value of operation is prese	a reserv on. ent. ent.	•	
	4 3 2		GPI GPI GPI	OD OD OC	RI RI	0 0 0	1 1 1	comp press GPIC Whe GPIC Whe GPIC Whe	patibility erved ac O Port E on set, in O Port D on set, in O Port C on set, in	with futu cross a r Presen dicates Presen dicates Presen dicates	ine proceed-mo ead-mo hat GP hat GP hat GP	lucts, the dify-write IO Port E IO Port D	value of operation is prese	a reserv on. ent. ent.	•	
	4 3		GPI GPI	OD OD OC	R	0 0 0	1	comp press GPIC Whe GPIC GPIC Whe GPIC	patibility erved ac D Port E en set, in D Port D en set, in D Port C en set, in D Port B	with futu cross a r Present dicates t Present dicates t Present dicates t	ure proc ead-mo that GP that GP that GP	lucts, the dify-write IO Port E IO Port D	value of operation is present is present is present	i a reserv on. ent. ent.	•	
	4 3 2		GPI GPI GPI	OD OD OC	RI RI	0 0 0	1 1 1	comp press GPIC Whe GPIC GPIC Whe GPIC	patibility erved ac D Port E en set, in D Port D en set, in D Port C en set, in D Port B	with futu cross a r Present dicates t Present dicates t Present dicates t	ure proc ead-mo that GP that GP that GP	lucts, the dify-write IO Port E IO Port D	value of operation is present is present is present	i a reserv on. ent. ent.	•	
	4 3 2		GPI GPI GPI	IOE OD OC IOB	RI RI	0 0 0	1 1 1	comp press GPIC Whe GPIC Whe GPIC Whe	patibility erved ac O Port E on set, in O Port D on set, in O Port C on set, in O Port B on set, in	with futu cross a r Present dicates t Present dicates t Present dicates t	ure proc ead-mo that GP that GP that GP that GP	lucts, the dify-write IO Port E IO Port D	value of operation is present is present is present	i a reserv on. ent. ent.	•	

Base 0x400F.E000 Offset 0x01C

Device Capabilities 4 (DC4)

Register 19: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x100 R/W, res	E000 et 0x0000	00040		0	,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ		1	1	1	1	1	1 Т	rese	erved		1	1	ı – – – – – – – – – – – – – – – – – – –	[1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	1	1	res	erved		1		1	1	WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:4		reser	ved	R	0	0	com	patibility	with fut	ure prod	ucts, the	of a reso value of operatio	a reserv	•	
	3		WD	т	R	W	0	WD	T Clock	Gating C	Control					
								rece disa	eives a cl	ock and	function	s. Other	ne WDT wise, the ad or wri	unit is u	Inclocke	d and
	2:0		reser	ved	R	0	0	com	patibility	with fut	ure prod	ucts, the	of a rese value of operation	a reserv		

Run Mode Clock Gating Control Register 0 (RCGC0)

Register 20: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ	ľ		1	r		1	n r	rese	rved		1	r	1	1	1	r
Гуре L	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	1		res	erved				1	I	WDT		reserved	
ype L	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO
set	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
в	it/Field		Nam	ne	Ty	ne	Reset	Des	cription							
5			Han	10	. ,		10000	200	onption							
	31:4		reser	ved	R	0	0	com		with fut	ure produ	ucts, the	value of	a reser	t. To prov ved bit sh	
	3		WD	т	R/	W	0	WD	T Clock (Gating C	Control					
								rece disa	eives a cl	ock and	function	s. Other	wise, the	unit is	If set, th unclocke e unit gen	d and
	2:0 reserved				R	0	0	com		with fut	ure produ	ucts, the	value of	a reser	t. To prov ved bit sh	

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Register 21: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x120 R/W, res	E000 et 0x0000	00040													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1	1		1	1 1	rese	rved	1	1	T			1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		r	I	1	1	res	n n erved		1		r	1	WDT		reserved	ı
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
В	it/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:4		reser	ved	R	0	0	com	patibility	with fut	ure prod	ucts, the	e of a rese value of e operatio	a reser	•	
	3		WD	т	R	W	0	WD	T Clock	Gating C	Control					
								rece disa	eives a c	ock and	function	ns. Other	he WDT wise, the ead or wri	unit is	unclocke	d and
	2:0		reser	ved	R	0	0	com	patibility	with fut	ure prod	ucts, the	e of a rese value of operatio	a reser	•	

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Base 0x400F.E000

Register 22: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F. t 0x104 R/W, res	E000 set 0x0000	00000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	reserved		r 1	COMP2	COMP1	COMP0			reserved			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved	1	I2C0		1		reserved			•	SSI0	rese	rved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:27				R	0	0	com	patibility	with fut	rely on tl ure produ read-mod	ucts, the	value of	a reserv		
	26		COMP2 R/W 0				0	This rece disa	bit contr ves a cl	ols the o ock and	2 Clock (clock gati function unclock	ng for an s. Othen	wise, the	e unit is u	inclocke	d and
	25		СОМ	P1	R/	W	0	This rece	s. Other	wise, the	nparator e unit is u es to the u	inclocke	d and			
	24		COMP0 R/V			W	0	This rece disa	bit contr ves a cl	ols the o ock and	0 Clock (clock gati function unclock	ng for an s. Othen	wise, the	e unit is u	inclocke	d and
	23:19		reserv	ved	R	0	0	com	patibility	with fut	rely on tl ure produ read-mod	ucts, the	value of	a reserv		

Run Mode Clock Gating Control Register 1 (RCGC1)

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 23: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F. t 0x114 R/W, res	.E000 set 0x00000	0000		- 3		,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved			COMP2	COMP1	COMP0	I		reserved			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0		1		reserved	, 1		•	SSI0	rese	erved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:27		reserv	ved	R	0	0	com	patibility	with fut		ucts, the	value of	erved bit a reserv on.	•	
	26		СОМ	P2	R/	W	0	This rece disa	bit contr ives a cl	ols the c ock and	function	ng for an s. Othen	wise, the	mparator e unit is u es to the u	nclocke	d and
	25		СОМ	P1	R/	w	0	This rece disa	bit contr ives a cl	ols the c ock and	function	ng for an s. Othen	wise, the	mparator e unit is u es to the u	nclocke	d and
	24		СОМ	P0	R/	W	0	This rece disa	bit contr ives a cl	ols the c ock and	function	ng for an s. Othen	wise, the	mparator e unit is u es to the u	nclocke	d and
	23:19		reser	ved	R	0	0	com	patibility	with fut	•	ucts, the	value of	erved bit a reserv on.	•	

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000

Register 24: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	et 0x124 R/W, res	et 0x0000	0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	reserved			COMP2	COMP1	COMP0		1	reserved			TIMER2	TIMER1	TIMER0		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		reserved		12C0				reserved	1	1	•	SSI0	rese	rved	UART1	UART0		
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0		
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription									
	31:27		reserv	ved	R	0	0	com	patibility	with fut	rely on ti ure produ read-mod	ucts, the	value of	a reserv	•			
	26		СОМ	P2	R/	W	0	This rece disa	Analog Comparator 2 Clock Gating This bit controls the clock gating for analog comparator 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.									
	25		СОМ	P1	R/W 0 Analog Compa This bit controls receives a cloc disabled. If the a bus fault.						clock gati function	ng for an s. Othen	wise, the	unit is u	nclocke	d and		
	24		СОМ	P0	R/	W	0	This rece disa	bit cont ves a c	rols the c lock and	0 Clock (clock gati function unclock	ng for an s. Other	wise, the	e unit is u	nclocke	d and		
	23:19		reserv	ved	R	0	0	com	patibility	with fut	rely on ti ure produ read-mod	ucts, the	value of	a reserv				

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1)

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 25: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset	0x400F.E t 0x108 R/W, rese		000000		- 0	X -	,										
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	I		1	1			т т	rese	erved			1	1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
L					1	reserved			I			GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription								
	31:5		reser	ved	R	0	0	com	tware sho npatibility served ac	with futu	ure prod	ucts, the	value of	a reserv			
	4		GPIC	DE	R/	W	0	Por	t E Clock	Gating	Control						
								cloc	s bit conti k and fur unit is un	nctions.	Otherwis	se, the u	nit is und	locked a	ind disat	oled. If	
	3		GPIC	DD	R/	W	0	Por	t D Clock	Gating	Control						
								cloc	k and fur	nctions.	clock gating for Port D. If set, the unit receives a Otherwise, the unit is unclocked and disabled. If I, reads or writes to the unit will generate a bus fault.						
	2		GPIC	C	R/	W	0	Por	t C Clock	Gating	Control						
								cloc	s bit conti k and fur unit is un	nctions.	Otherwis	se, the u	nit is und	locked a	ind disat	oled. If	
	1		GPIC	ЭΒ	R/	W	0	Por	t B Clock	Gating	Control						
		1 GPIOB R/W 0 Port B Clock Gating Control This bit controls the clock gating for Port B. If se clock and functions. Otherwise, the unit is uncloc the unit is unclocked, reads or writes to the unit w									locked a	ind disat	oled. If				
	0		GPIC	AC	R/	W	0	Por	t A Clock	Gating	Control						
								cloc	s bit conti k and fur unit is un	nctions.	Otherwis	se, the u	nit is und	locked a	nd disat	oled. If	

Run Mode Clock Gating Control Register 2 (RCGC2)

Register 26: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset	0x400F.E 0x118 R/W, rese	000 et 0x0000	00000		-											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						1		rese	erved		•	1		•	1	
Гуре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
п	15	14	13	12	11 I	10	9	8	7	6	5	4	3	2	1	0
					1	reserved			1			GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bi	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:5		reserv	/ed	R	0	0	con	npatibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	4		GPIC	DE	R/	W	0	Por	t E Clock	Gating	Control					
								cloc	k and fu	nctions.	Otherwi	ting for P se, the u r writes to	nit is und	locked a	and disat	oled. If
	3		GPIC	D	R/	W	0	Por	t D Clock	Gating	Control					
								cloc	k and fu	nctions.	Otherwi	ting for P se, the u r writes to	nit is und	locked a	and disat	oled. If
	2		GPIC	C	R/	W	0	Por	t C Clock	Gating	Control					
	2 0			GPIOC R/W				cloc	k and fu	nctions.	Otherwi	ting for P se, the u r writes to	nit is unc	locked a	and disat	oled. If
	1		GPIC	ЭB	R/	W	0	Por	t B Clock	Gating	Control					
								cloc	k and fu	nctions.	Otherwi	ting for F se, the u r writes to	nit is unc	locked a	and disat	oled. If

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 27: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset	0x400F.E t 0x128 R/W, rese		00000				(,								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•			•				rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
г	15	14	13	12	11 I	10	9	8	7	6	5	4	3	2	1	0
l					1	reserved			1			GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:5		reserv	ved	R	0	0	com	patibility	with futu	ire prod	he value ucts, the dify-write	value of	a reserv	•	
	4		GPIC	DE	R/	W	0	Port	E Clock	Gating	Control					
								cloc	k and fur	nctions.	Otherwi	ting for P se, the u r writes to	nit is und	locked a	ind disat	oled. If
	3		GPIC	DD	R/	W	0	Port	D Clock	Gating	Control					
								cloc	k and fur	nctions. (Otherwi	ting for P se, the u r writes to	nit is unc	locked a	ind disat	oled. If
	2		GPIC	C	R/	W	0	Port	C Clock	Gating	Control					
								This bit controls the clock gating for Port C. If set, the unit re clock and functions. Otherwise, the unit is unclocked and dis the unit is unclocked, reads or writes to the unit will generate a						ind disat	oled. If	
	1		GPIC	ОВ	R/	W	0	Port	B Clock	Gating	Control					
								cloc	k and fur	nctions.	Otherwi	ting for P se, the u r writes to	nit is und	locked a	ind disat	oled. If

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control This bit controls the clock gating for Port A. If set, the unit receives a
				clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 28: Software Reset Control 0 (SRCR0), offset 0x040

Software Reset Control 0 (SRCR0)

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Offse	0x400F.f t 0x040 R/W, res	Ξ000	00000	(- /											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ		1	1	1		1	1 1	rese	erved	1	1	1			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1	1		l res	erved		1	r	1	1	WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	Bit/Field Name 31:4 reserved				R	0	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
	3		WD	т	R/W		0	WDT Reset Control Reset control for Watchdog unit.								
	2:0 reserved			R	0	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									

Register 29: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the **Device Capabilities 2 (DC2)** register.

Software Reset Control 1 (SRCR1) Base 0x400F.E000 Offset 0x044 Type R/W, reset 0x00000000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1 1	reserved		r	COMP2	COMP1	COMP0			reserved			TIMER2	TIMER1	TIMER0		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	 R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[reserved		I2C0		î	Ì	reserved				SSI0	rese	l erved	UART1	UART0		
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0		
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription									
	31:27		reserv	ved	R	0	0	com	patibility	with futu	ure produ		value of	erved bit f a reserv on.				
	26		СОМ	P2	R/	W	0		-	p 2 Rese I for ana		ol parator 2	2.					
	25	Reset control for analog comparator 1.																
	24	COMP0 R/W 0 Analog Comp 0 Reset Control Reset control for analog comparator 0.																
	23:19		reserv	ved	R	0	0	com	patibility	with futu	ure produ		value of	erved bit f a reserv on.				
	18		TIME	R2	R/	W	0			et Contro I for Ger		rpose Tir	ner moo	dule 2.				
	17		TIME	R1	R/	W	0	Time	er 1 Res	et Contro	ol							
	16																	
	15:13	•									ure produ	y on the value of a reserved bit. To provide products, the value of a reserved bit should be d-modify-write operation.						
	12		I2C	0	R/	W	0) Reset (et contro	Control I for I2C	unit 0.							
	11:5	reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.																

Bit/Field	Name	Туре	Reset	Description
4	SSI0	R/W	0	SSI0 Reset Control Reset control for SSI unit 0.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Reset Control Reset control for UART unit 1.
0	UART0	R/W	0	UART0 Reset Control Reset control for UART unit 0.

Register 30: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

Software Reset Control 2 (SRCR2) Base 0x400F.E000 Offset 0x048 Type R/W, reset 0x00000000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1 1	rese	rved		1	1		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	ı .	reserved	1 1		ı ı		1	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
						•			•							
	31:5		reser	ved	R	0	0	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv		
	4		GPIC	DE	R/	W	0	Port	E Reset	t Control						
								Res	et contro	l for GP	IO Port I	Ξ.				
	3		GPIC	GPIOD		W	0	Port	D Rese	t Control	l					
								Res	et contro	l for GP	IO Port I	D.				
	2		GPIC	C	R/	W	0	Port C Reset Control								
								Res	et contro	l for GP	IO Port (С.				
	1		GPIC	ОВ	R/	W	0	Port	B Reset	t Control						
								Res	et contro	l for GP	IO Port I	З.				
	0		GPIC	DA	R/	W	0	Port	A Reset	t Control						
								Res	et contro	l for GP	IO Port /	۹.				


6 Internal Memory

The LM3S300 microcontroller comes with 4 KB of bit-banded SRAM and 16 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

6.1 Block Diagram

Figure 6-1 on page 205 illustrates the Flash functions. The dashed boxes in the figure indicate registers residing in the System Control module rather than the Flash Control module.

Figure 6-1. Flash Block Diagram



6.2 Functional Description

This section describes the functionality of the SRAM and Flash memories.

6.2.1 SRAM Memory

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, see "Bit-Banding" on page 63.

6.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 471 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

6.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

6.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If a bit is set, the corresponding block may be executed or read by software or debuggers. If a bit is cleared, the corresponding block may only be executed, and contents of the memory block are prohibited from being read as data.

The policies may be combined as shown in Table 6-1 on page 206.

y not be written or erased.
y not be v

Table 6-1. Flash Protection Policy Combinations

FMPPEn	FMPREn	Protection
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0	1	Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

A Flash memory access that attempts to read a read-protected block (**FMPREn** bit is set) is prohibited and generates a bus fault. A Flash memory access that attempts to program or erase a program-protected block (**FMPPEn** bit is set) is prohibited and can optionally generate an interrupt (by setting the AMASK bit in the **Flash Controller Interrupt Mask (FCIM)** register) to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. These settings create a policy of open access and programmability. The register bits may be changed by clearing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The changes are committed using the **Flash Memory Control (FMC)** register.

6.2.2.3 Execute-Only Protection

Execute-only protection prevents both modification and visibility to a protected flash block. This mode is intended to be used in situations where a device requires debug capability, yet portions of the application space must be protected from external access. An example of this is a company who wishes to sell Stellaris devices with their proprietary software pre-programmed, yet allow the end user to add custom code to an unprotected region of the flash (such as a motor control module with a customizable motor configuration section in flash).

Literal data introduces a complication to the protection mechanism. When C code is compiled and linked, literal data (constants, and so on) is typically placed in the text section, between functions, by the compiler. The literal data is accessed at run time through the use of the LDR instruction, which loads the data from memory using a PC-relative memory address. The execution of the LDR instruction generates a read transaction across the Cortex-M3's DCode bus, which is subject to the execute-only protection mechanism. If the accessed block is marked as execute only, the transaction is blocked, and the processor is prevented from loading the constant data and, therefore, inhibiting correct execution. Therefore, using execute-only protection requires that literal data be handled differently. There are three ways to address this:

- Use a compiler that allows literal data to be collected into a separate section that is put into one or more read-enabled flash blocks. Note that the LDR instruction may use a PC-relative address—in which case the literal pool cannot be located outside the span of the offset—or the software may reserve a register to point to the base address of the literal pool and the LDR offset is relative to the beginning of the pool.
- **2.** Use a compiler that generates literal data from arithmetic instruction immediate data and subsequent computation.
- **3.** Use method 1 or 2, but in assembly language, if the compiler does not support either method.

6.2.2.4 Read-Only Protection

Read-only protection prevents the contents of the flash block from being re-programmed, while still allowing the content to be read by processor or the debug interface. Note that if a **FMPREn** bit is cleared, all read accesses to the Flash memory block are disallowed, including any data accesses. Care must be taken not to store required data in a Flash memory block that has the associated **FMPREn** bit cleared.

The read-only mode does not prevent read access to the stored program, but it does provide protection against accidental (or malicious) erasure or programming. Read-only is especially useful for utilities like the boot loader when the debug interface is permanently disabled. In such combinations, the boot loader, which provides access control to the Flash memory, is protected from being erased or modified.

6.2.2.5 Permanently Disabling Debug

For extremely sensitive applications, the debug interface to the processor and peripherals can be permanently disabled, blocking all accesses to the device through the JTAG or SWD interfaces. With the debug interface disabled, it is still possible to perform standard IEEE instructions (such as boundary scan operations), but access to the processor and peripherals is blocked.

The two most-significant bits of the **FMPRE** register are the DBG bits, and control whether or not the debug interface is turned on or off. Since the DBG bits are part of the **FMPRE** register, the user loses the capability to mark the upper two flash blocks in a 64 KB flash device as execute-only.

The debug interface should not be permanently disabled without providing some mechanism—such as the boot loader—to provide customer-installable updates or bug fixes. Disabling the debug interface is permanent and cannot be reversed.

6.2.2.6 Interrupts

The Flash memory controller can generate interrupts when the following conditions are observed:

- Programming Interrupt signals when a program or erase action is complete.
- Access Interrupt signals when a program or erase action has been attempted on a 2-kB block of memory that is protected by its corresponding FMPPEn bit.

The interrupt events that can trigger a controller-level interrupt are defined in the **Flash Controller Masked Interrupt Status (FCMIS)** register (see page 217) by setting the corresponding MASK bits. If interrupts are not used, the raw interrupt status is always visible via the **Flash Controller Raw Interrupt Status (FCRIS)** register (see page 216).

Interrupts are always cleared (for both the FCMIS and FCRIS registers) by writing a 1 to the corresponding bit in the Flash Controller Masked Interrupt Status and Clear (FCMISC) register (see page 218).

6.2.2.7 Flash Memory Protection by Disabling Debug Access

Flash memory may also be protected by permanently disabling access to the Debug Access Port (DAP) through the JTAG and SWD interfaces. Access is disabled by clearing the DBG field of the **FMPRE** register.

If the DBG field in the **Flash Memory Protection Read Enable (FMPRE)** register is programmed to 0x2, access to the DAP is enabled through the JTAG and SWD interfaces. If clear, access to the DAP is disabled. The DBG field programming becomes permanent and irreversible after a commit sequence is performed.

In the initial state provided from the factory, access is enabled in order to facilitate code development and debug. Access to the DAP may be disabled at the end of the manufacturing flow, once all tests have passed and software has been loaded. This change does not take effect until the next power-up of the device. Note that it is recommended that disabling access to the DAP be combined with a mechanism for providing end-user installable updates (if necessary) such as the Stellaris boot loader.

Important: Once the DBG field is cleared and committed, this field can never be restored to the factory-programmed value—which means the JTAG/SWD interface to the debug module can never be re-enabled. This sequence does NOT disable the JTAG controller, it only disables the access of the DAP through the JTAG or SWD interfaces. The JTAG interface remains functional and access to the Test Access Port remains enabled, allowing the user to execute the IEEE JTAG-defined instructions (for example, to perform boundary scan operations).

When using the **FMPRE** bits to protect Flash memory from being read as data (to mark sets of 2-KB blocks of Flash memory as execute-only), these one-time-programmable bits should be written at the same time that the debug disable bits are programmed. Mechanisms to execute the one-time code sequence to disable all debug access include:

- Selecting the debug disable option in the Stellaris boot loader
- Loading the debug disable sequence into SRAM and running it once from SRAM after programming the final end application code into Flash memory

6.3 Flash Memory Initialization and Configuration

This section shows examples for using the flash controller to perform various operations on the contents of the flash memory.

6.3.1 Changing Flash Protection Bits

As discussed in "Flash Memory Protection" on page 206, changes to the protection bits must be committed before they take effect. The sequence below is used change and commit a block protection bit in the **FMPRE** or **FMPPE** registers. The sequence to change and commit a bit in software is as follows:

- 1. The Flash Memory Protection Read Enable (FMPRE) and Flash Memory Protection Program Enable (FMPPE) registers are written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 212) bit 0 is set to 1 if the FMPPE register is to be committed; otherwise, a 0 commits the FMPRE register.
- **3.** The **Flash Memory Control (FMC)** register (see page 214) is written with the COMT bit set. This initiates a write sequence and commits the changes.

There is a special sequence to change and commit the DBG bits in the **Flash Memory Protection Read Enable (FMPRE)** register. This sequence also sets and commits any changes from 1 to 0 in the block protection bits (for execute-only) in the **FMPRE** register.

- 1. The Flash Memory Protection Read Enable (FMPRE) register is written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 212) is written with a value of 0x900.

3. The Flash Memory Control (FMC) register (see page 214) is written with the COMT bit set. This initiates a write sequence and commits the changes.

Below is an example code sequence to permanently disable the JTAG and SWD interface to the debug module using DriverLib:

```
#include "hw types.h"
#include "hw flash.h"
void
permanently_disable_jtag_swd(void)
{
     11
     // Clear the DBG field of the FMPRE register. Note that the value
     // used in this instance does not affect the state of the BlockN
     // bits, but were the value different, all bits in the FMPRE are
     // affected by this function!
     11
     HWREG(FLASH FMPRE) &= 0x3ffffff;
     11
     // The following sequence activates the one-time
     // programming of the FMPRE register.
     11
     HWREG(FLASH FMA) = 0 \times 900;
     HWREG(FLASH FMC) = (FLASH FMC WRKEY | FLASH FMC COMT);
     11
     // Wait until the operation is complete.
     11
     while (HWREG(FLASH FMC) & FLASH FMC COMT)
     {
     }
}
```

6.3.2 Flash Programming

The Stellaris devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

During a Flash memory operation (write, page erase, or mass erase) access to the Flash memory is inhibited. As a result, instruction and literal fetches are held off until the Flash memory operation is complete. If instruction execution is required during a Flash memory operation, the code that is executing must be placed in SRAM and executed from there while the flash operation is in progress.

6.3.2.1 To program a 32-bit word

- 1. Write source data to the FMD register.
- 2. Write the target address to the FMA register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the FMC register until the WRITE bit is cleared.

6.3.2.2 To perform an erase of a 1-KB page

1. Write the page address to the **FMA** register.

- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the FMC register.
- 3. Poll the FMC register until the ERASE bit is cleared.

6.3.2.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the FMC register.
- 2. Poll the FMC register until the MERASE bit is cleared.

6.4 Register Map

Table 6-2 on page 211 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** register offsets are relative to the Flash memory control base address of 0x400F.D000. The Flash memory protection register offsets are relative to the System Control base address of 0x400F.E000.

Offset	Name	Туре	Reset	Description	See page
Flash Me	mory Control Registers (Flash Con	trol Offset)		
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	212
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	213
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	214
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	216
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	217
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	218
Flash Me	mory Protection Register	rs (System	n Control Offset)		
0x130	FMPRE	R/W	0x8000.00FF	Flash Memory Protection Read Enable	221
0x134	FMPPE	R/W	0x0000.00FF	Flash Memory Protection Program Enable	222
0x140	USECRL	R/W	0x18	USec Reload	220

Table 6-2. Flash Register Map

6.5 Flash Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

Offset	t 0x000 R/W, res	et 0x0000	0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	erved			1	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	rese	rved		I	1 I		1 1		OFF	SET		1	1	1	1	
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:14		reserv	ved	R	0	0x0	com	tware sho npatibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	13:0		OFFS	ΒET	R/	W	0x0		lress Offs Iress offs		h where	operatio	on is per	formed.		

Flash Memory Address (FMA) Base 0x400F.D000

Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

Flas	h Mem	ory Dat	a (FMD)												
Offse	0x400F.E t 0x004 R/W, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1		і і	DA	TA					r	1	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		1	ſ	і і	DA	TA				1	ſ	I	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
31:0		DAT	A	R/W		0x0		a Value a value fo	or write o	operation	1.					

Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 212). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 213) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Base Offse	0x400F.E t 0x008	•	ntrol (FN	/IC)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[Î	1		r	1 1		1 1	WR	i KEY		I	1	T	1 1		
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1				res	erved				1	1	COMT	MERASE	ERASE	WRITE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:16		WRK	EY	W	0	0x0	Flas	sh Write I	Key						
								of a field	ccidental	flash wi	rites. The cur. Write	e value (es to the	0xA442 i F MC re	to minimiz must be v gister wit the value	vritten in hout this	to this
	15:4		reserv	ved	R	C	0x0	com		with futu	ure prod	ucts, the	value o	erved bit f a reserv on.	•	
	3		CON	1T	R/	W	0	Con	nmit Reg	ister Val	ue					
									nmit (writ				nvolatile	storage.	A write	of 0 has
								prev		nmit acc	ess is co	omplete,	a 0 is re	ss is prov eturned; o d.		
								This	can tak	e up to 5	50 µs.					
	2		MERA	SE	R/	W	0	Mass Erase Flash Memory								
									is bit is s e of 0 ha				•	device is	all eras	ed. A
								prev	ious ma	ss erase	access	is comp	lete, a 0	access is is returne ete, a 1 is	ed; othe	rwise, if
								This	can tak	e up to 2	250 ms.					

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a Page of Flash Memory
				If this bit is set, the page of flash main memory as specified by the contents of FMA is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				If this bit is set, the data stored in FMD is written into the location as specified by the contents of FMA . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.

This can take up to 50 µs.

Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

7																			
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
						-		rese	rved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Reber																			
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 PRIS	0 ARIS			
Turno	RO	RO	RO	RO	RO	RO	rese RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Type Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
В	Bit/Field Name Type						Reset	Description											
	31:2			und		0	0.40	C off	wara ah	uld pot	roly on t	ha valua	of a roa	an ad bi	t To prov	ida			
31.2			reserv	veu	г	0	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be											
												dify-write							
	1		PRI	s	R	0	0	Programming Raw Interrupt Status											
				0			Ũ	This bit provides status on programming cycles which are write or erase											
															page 21				
								Valı	ue Desc	ription									
								1 The programming cycle has completed.											
								0		-		le has n							
										U	0,1								
									status is M registe		the inte	rrupt con	troller w	hen the	PMASK b	it in the			
									-		writing a	1 to the	PMISC b	it in the I	CMISC	reaistei			
										,	0								
	0		ARI	S	R	80	0	Acce	ess Raw	Interrup	t Status								
								Valu	ue Desc	ription									
								1	A pro	gram or	erase a	ction wa	s attemp	ted on a	a block o	f Flash			
								memory that contradicts the protection policy for that bloc set in the FMPPEn registers.											
								0				•							
								0	no a mem			o improp	eny prog	grann or	erase the	e riasn			
									This status is sent to the interrupt controller when the AMASK bit							it in the			
								FCII	M registe	er is set.									
								Thic	bit is clo	arad by	writing a	1 to tho	MICON	it in tha	CMICC	rogisto			

This bit is cleared by writing a 1 to the AMISC bit in the **FCMISC** register.

Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

Flash Controller Interrupt Mask (FCIM)

This register controls whether the flash controller generates interrupts to the controller.

Offse	0x400F.C t 0x010 R/W, rese		0.0000													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	1	1	т т	rese	erved	1	1			ı	1	1
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1	1		1	reser	ved		1	•			1	PMASK	AMASK
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Τv	ре	Reset	Des	cription							
-					.,	P O		200	onpuon							
	31:2		reserv	ved	R	0	0x0	com	patibility	with fut		ucts, the	value of	a reser	t. To prov ved bit sh	
	1		PMA	SK	R	W	0	Pro	grammin	a Interru	pt Mask					
										rols the		of the p	rogramn	ning raw	/ interrup	t status
								Val	ue Deso	ription						
								1	An ir is se		s sent to	the inter	rupt con	troller w	hen the ₽	PRIS bit
								0		PRIS int oller.	errupt is	suppres	sed and	not sen	t to the ir	nterrupt
	0		AMA	SK	R/	W	0	Acc	ess Inter	rupt Ma	sk					
									s bit cont rrupt cor		reporting	of the a	ccess ra	w interr	upt statu:	s to the
								Val	ue Deso	ription						
								1	An ir is se		s sent to	the inter	rupt con	troller w	hen the A	RIS bit
								0		ARIS int oller.	errupt is	suppres	sed and	not sen	t to the ir	nterrupt

Flash Controller Masked Interrupt Status and Clear (FCMISC)

Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1		1	· ·	rese	rved	I	I	r	1	1	1	r
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[r		1	1			reser	ved		[r	r	1	1	PMISC	AMIS
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:2		reser	ved	R	0	0x0	com	patibility	with futu	ure produ	ucts, the		a reser	t. To prov ved bit sł	
	1		PMIS	SC	R/W	/1C	0	Prog	grammin	g Maske	d Interru	ıpt Statu	s and Cl	ear		
								Valu	ue Desc	ription						
								1	Whe	, n read, a			an unma ning cycl		terrupt w eted.	as
										0	this bit o er (see p			l also th	e pris t	oit in th
								0			a 0 indica not occu		a progra	amming	cycle cor	mplete
									A wri	te of 0 h	as no ef	fect on t	he state	of this b	it.	
	0		AMIS	SC	R/W	/1C	0	Acce	ess Mas	ked Inter	rrupt Sta	tus and	Clear			
								Valu	ue Desc	ription						
								1	signa a blo	aled beca ck of Fla	ause a pi ish mem	rogram o ory that	or erase a	action w cts the p	terrupt w as attem protectior	pted c
										0	this bit o er (see p			l also th	e aris b	oit in th
								0	Whe occu		a 0 indica	ates that	no impro	oper acc	cesses ha	ave
									A wri	te of 0 h	as no ef	fect on t	he state	of this b	it.	

6.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

.

Register 7: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

USe	c Relo	ad (US	ECRL)													
Offset	0x400F.I t 0x140 R/W, res															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ì	T	r	r		т т	rese	rved	1	ſ	1			ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	i	rese	rved	Ì	î î			1		US	EC			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	7:0		USE	C	R/	W	0x18	Mici	rosecono	d Reload	Value					
									z -1 of th grammed		ller clock	when th	ie flash i	s being e	erased o	r
											•	ency is b flash is	0	-		

Register 8: Flash Memory Protection Read Enable (FMPRE), offset 0x130

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (see the **FMPPE** registers for the execute-only protection bits). This register is loaded during the power-on reset sequence. The factory settingsare a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

	R/W, rese	et 0x8000	0.00FF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	DE	3G					1 1		READ_E	NABLE	I	1			I	
Type Reset	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			T				1 1	READ_I	ENABLE		I	I	1 1	I	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
E	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription							
	31:30		DBO	G	R/	W	0x2	Use	r Control	led Deb	ug Enab	le				
								Eac	h bit pos	tion ma	ps 2 Kby	tes of Fl	ash to be	e read-e	nabled.	
								Valu	ue Desc	ription						
								0x2	Debu	g acces	s allowe	d				
										-						
	29:0	F	READ_EI	NABLE	R/	w o	x000000FF	F Flas	h Read I	Enable						
								Eac	h bit pos	tion ma	ps 2 Kby	tes of Fl	ash to be	e read-e	nabled.	
								Valu	ue	Descri	ption					
								0x0	00000FF	Enable	es 16 KE	of flash	I.			

Flash Memory Protection Read Enable (FMPRE) Base 0x400F.E000

Offset 0x130

Base 0x400F.E000

Register 9: Flash Memory Protection Program Enable (FMPPE), offset 0x134

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (see the **FMPRE** registers for the read-only protection bits). This register is loaded during the power-on reset sequence. The factory settings are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

	t 0x134 R/W, rese	et 0x0000	0.00FF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1					PROG_	ENABLE		•			1	1	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I		r r		1 1	PROG_	ENABLE		1			1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
E	Bit/Field		Nam	ne	Тур	be	Reset	Des	scription							
	31:0	F	PROG_E	NABLE	R/\	N O	x000000F		sh Progra ch bit posi	•		tes of FI	ash to b	e write-e	nabled.	
								Val	ue	Descr	iption					

0x00000FF Enables 16 KB of flash.

Flash Memory Protection Program Enable (FMPPE)

7 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of five physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E). The GPIO module supports 8-36 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- 8-36 GPIOs, depending on configuration
- 5-V-tolerant in input configuration
- Fast toggle capable of a change every two clock cycles
- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- Bit masking in both read and write operations through address lines
- Pins configured as digital inputs are Schmitt-triggered.
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

7.1 Signal Description

GPIO signals have alternate hardware functions. Table 7-3 on page 225 lists the GPIO pins and their digital alternate functions. Other analog signals are 5-V tolerant and are connected directly to their circuitry (C0-, C0+, C1-, C1+, C2-, C2+). These signals are configured by clearing the DEN bit in the **GPIO Digital Enable (GPIODEN)** register. The digital alternate hardware functions are enabled by setting the appropriate bit in the **GPIO Alternate Function Select (GPIOAFSEL)** and **GPIODEN** registers and configuring the PMCx bit field in the **GPIO Port Control (GPIOPCTL)** register to the numeric enoding shown in the table below. Note that each pin must be programmed individually; no type of grouping is implied by the columns in the table.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0, with the exception of the four JTAG/SWD pins (shown in the table below). A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	1	1	0	0	0x1
PA[5:2]	SSI0	1	1	0	0	0x1
PB[3:2]	l ² C0	1	1	0	0	0x1
PC[3:0]	JTAG/SWD	1	1	0	1	0x3

Table 7-1. GPIO Pins With Non-Zero Reset Values

Table 7-2. GPIO Pins and Alternate Functions (48QFP)

Ю	Pin Number	Multiplexed Function	Multiplexed Function
PAO	17	UORx	
PA1	18	UOTx	
PA2	19	SSIClk	
PA3	20	SSIFss	
PA4	21	SSIRx	
PA5	22	SSITx	
PB0	29		
PB1	30		
PB2	33	I2CSCL	
PB3	34	I 2CSDA	
PB4	44	C0-	
PB5	43	C1-	
PB6	42	C0+	
PB7	41	TRST	
PC0	40	TCK	SWCLK
PC1	39	TMS	SWDIO
PC2	38	TDI	
PC3	37	TDO	SWO
PC4	14		
PC5	13	C1+	Clo
PC6	12	C2+	C2o
PC7	11	C2-	
PDO	25		
PD1	26		
PD2	27	UlRx	
PD3	28	UlTx	
PD4	45	CCP0	
PD5	46	CCP2	
PD6	47		
PD7	48	COo	
PEO	35		
PE1	36		
PE2	4	CCP4	

10	Pin Number	Multiplexed Function	Multiplexed Function
PE3	3	CCP1	
PE4	2	CCP3	
PE5	1	CCP5	

Table 7-2. GPIO Pins and Alternate Functions (48QFP) (continued)

Table 7-3. GPIO Signals (48QFP)

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
PAO	17	I/O	TTL	GPIO port A bit 0.
PA1	18	I/O	TTL	GPIO port A bit 1.
PA2	19	I/O	TTL	GPIO port A bit 2.
PA3	20	I/O	TTL	GPIO port A bit 3.
PA4	21	I/O	TTL	GPIO port A bit 4.
PA5	22	I/O	TTL	GPIO port A bit 5.
PBO	29	I/O	TTL	GPIO port B bit 0.
PB1	30	I/O	TTL	GPIO port B bit 1.
PB2	33	I/O	TTL	GPIO port B bit 2.
PB3	34	I/O	TTL	GPIO port B bit 3.
PB4	44	I/O	TTL	GPIO port B bit 4.
PB5	43	I/O	TTL	GPIO port B bit 5.
PB6	42	I/O	TTL	GPIO port B bit 6.
PB7	41	I/O	TTL	GPIO port B bit 7.
PC0	40	I/O	TTL	GPIO port C bit 0.
PC1	39	I/O	TTL	GPIO port C bit 1.
PC2	38	I/O	TTL	GPIO port C bit 2.
PC3	37	I/O	TTL	GPIO port C bit 3.
PC4	14	I/O	TTL	GPIO port C bit 4.
PC5	13	I/O	TTL	GPIO port C bit 5.
PC6	12	I/O	TTL	GPIO port C bit 6.
PC7	11	I/O	TTL	GPIO port C bit 7.
PDO	25	I/O	TTL	GPIO port D bit 0.
PD1	26	I/O	TTL	GPIO port D bit 1.
PD2	27	I/O	TTL	GPIO port D bit 2.
PD3	28	I/O	TTL	GPIO port D bit 3.
PD4	45	I/O	TTL	GPIO port D bit 4.
PD5	46	I/O	TTL	GPIO port D bit 5.
PD6	47	I/O	TTL	GPIO port D bit 6.
PD7	48	I/O	TTL	GPIO port D bit 7.
PEO	35	I/O	TTL	GPIO port E bit 0.
PE1	36	I/O	TTL	GPIO port E bit 1.
PE2	4	I/O	TTL	GPIO port E bit 2.
PE3	3	I/O	TTL	GPIO port E bit 3.
PE4	2	I/O	TTL	GPIO port E bit 4.

Table 7-3. GPIO Signals (48QFP) (continued)

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
PE5	1	I/O	TTL	GPIO port E bit 5.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

7.2 Functional Description

Important: All GPIO pins are inputs by default (GPIODIR=0 and GPIOAFSEL=0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (GPIOAFSEL=1). A Power-On-Reset (POR) or asserting an external reset (RST) puts both groups of pins back to their default state.

While debugging systems where PB7 is being used as a GPIO, care must be taken to ensure that a Low value is not applied to the pin when the part is reset. Because PB7 reverts to the TRST function after reset, a Low value on the pin causes the JTAG controller to be reset, resulting in a loss of JTAG communication.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 7-1 on page 226). The LM3S300 microcontroller contains five ports and thus five of these physical GPIO blocks.




Figure 7-1. GPIO Port Block Diagram

7.2.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

7.2.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 233) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


7.2.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 232) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 7-2 on page 227, where u is data unchanged by the write.

Figure 7-2. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 7-3 on page 227.

Figure 7-3. GPIODATA Read Example



7.2.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- GPIO Interrupt Sense (GPIOIS) register (see page 234)
- GPIO Interrupt Both Edges (GPIOIBE) register (see page 235)
- GPIO Interrupt Event (GPIOIEV) register (see page 236)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 237).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 238 and page 239). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 240).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

7.2.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 241), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

7.2.4 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPDR**, **GPIOSLR**, and **GPIODEN** registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital enable.

7.2.5 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

7.3 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) default to general-purpose input mode (**GPIODIR=**0 and **GPIOAFSEL=**0). Table 7-4 on page 229 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 7-5 on page 229 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

Configuration	GPIO Reg	gister Bit V	alue ^a							
Configuration	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	X	Х
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Output (GPIO)	0	1	1	1	X	X	?	?	?	?
Open Drain Input/Output (I ² C)	1	X	1	1	X	X	?	?	?	?
Digital Input (Timer CCP)	1	X	0	1	?	?	X	X	X	X
Digital Output (Timer PWM)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (SSI)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (UART)	1	X	0	1	?	?	?	?	?	?
Analog Input (Comparator)	0	0	0	0	0	0	X	X	X	X
Digital Output (Comparator)	1	X	0	1	?	?	?	?	?	?

Table 7-4. GPIO Pad Configuration Examples

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

Table 7-5. GPIO Interrupt Configuration Example

	Desired	Pin 2 Bit V	'alue ^a						
Register	Interrupt Event Trigger	7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level	x	X	X	X	X	0	X	X
GPIOIBE	0=single edge 1=both edges	X	X	X	X	X	0	X	X
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge		x	X	X	x	1	X	X
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

7.4 Register Map

Table 7-6 on page 230 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x4000.4000
- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000
- GPIO Port D: 0x4000.7000
- GPIO Port E: 0x4002.4000

Note that the GPIO module clock must be enabled before the registers can be programmed (see page 196). There must be a delay of 3 system clocks after the GPIO module clock is enabled before any GPIO module registers are accessed.

Note: The default reset value for the **GPIOAFSEL** register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this, the default reset value of **GPIOAFSEL** for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	232
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	233
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	234
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	235
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	236
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	237
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	238
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	239
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	240
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	241
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	243
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	244
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	245
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	246
0x510	GPIOPUR	R/W	0x0000.00FF	GPIO Pull-Up Select	247
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	248

Table 7-6. GPIO Register Map

Important: The GPIO registers in this chapter are duplicated in each GPIO block; however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect, and reading those unconnected bits returns no meaningful data.

Offset	Name	Туре	Reset	Description	See page
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	249
0x51C	GPIODEN	R/W	0x0000.00FF	GPIO Digital Enable	250
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	251
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	252
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	253
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	254
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	255
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	256
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	257
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	258
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	259
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	260
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	261
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	262

Table 7-6. GPIO Register Map (continued)

7.5 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 233).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x000

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							т т	rese	rved	1	1	1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								I	Ι	DA	ATA	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Name Type Reset D					Des	cription									
	31:8 reserved RO 0x00					com	patibility	ould not with futi cross a r	ure produ	ucts, the	value of	a reserv	•			
	7:0		DAT	A	R/	W	0x00	GPI	O Data							
								To fa inde	acilitate pendent	r is virtua the readi t drivers, e maskeo	ng and v the data	writing of a read fro	f data to om and t	these re he data	gisters b written to	у.

registers are masked by the eight address lines ipaddr[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ipaddr[9:2] and are configured as outputs. See "Data Register Operation" on page 227 for examples of reads and writes.

Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x400 Type R/W, reset 0x0000.0000

31 30 29 28 27 26 25 24 21 19 16 23 22 20 18 17 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 4 1 DIR reserved Туре RO RO RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Туре Reset 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 DIR R/W 0x00 **GPIO** Data Direction The DIR values are defined as follows:

- 0 Pins are inputs.
- 1 Pins are outputs.

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x404 Type R/W, reset 0x0000.0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1			 		· ·	rese	rved					1	1	
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1 1	rese	rved	[r r						3	T	1	
RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W						
0	0	0	0	0	0	U	U	0	0	0	0	0	0	0	0
Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
31:8		reserv	/ed	R	0	0x00	com	patibility	with futu	ure produ	ucts, the	value of	f a reserv	•	
7:0		IS		R/	W	0x00			•		follows.				
	RO 0 15 RO 0 itt/Field 31:8	RO RO 0 0 15 14 RO RO 0 0 it/Field 31:8	RO RO RO O 15 14 13 RO RO RO RO 0 0 0 0 iit/Field Nam 31:8 reserv	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO RO <th< td=""></th<>

- 0 Edge on corresponding pin is detected (edge-sensitive).
- 1 Level on corresponding pin is detected (level-sensitive).

Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 234) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 236). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A base: 0x4000.4000
GPIO Port B base: 0x4000.5000
GPIO Port C base: 0x4000.6000
GPIO Port D base: 0x4000.7000
GPIO Port E base: 0x4002.4000
Offset 0x408
Type R/W, reset 0x0000.0000

O RO
0 0
1 0
·]
W R/W
0 0
R

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IBE	R/W	0x00	GPIO Interrupt Both Edges The IBE values are defined as follows:

- 0 Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**) register (see page 236).
- 1 Both edges on the corresponding pin trigger an interrupt.
 - Note: Single edge is determined by the corresponding bit in **GPIOIEV**.

Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The GPIOIEV register is the interrupt event register. Bits set to High in GPIOIEV configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the GPIO Interrupt Sense (GPIOIS) register (see page 234). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in GPIOIS. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x40C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			l					rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							IE	V			·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software shou compatibility v preserved acr
7:0	IEV	R/W	0x00	GPIO Interrup

ould not rely on the value of a reserved bit. To provide with future products, the value of a reserved bit should be cross a read-modify-write operation.

pt Event


The IEV values are defined as follows:

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- Rising edge or High levels on corresponding pins trigger 1 interrupts.

Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined **GPIOINTR** line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM)



- 0 Corresponding pin interrupt is masked.
- 1 Corresponding pin interrupt is not masked.

Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The GPIORIS register is the raw interrupt status register. Bits read High in GPIORIS reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the GPIO Interrupt Mask (GPIOIM) register (see page 237). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x414 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type Reset	RO 0															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	rese	rved			•				RI	S			·
Type Reset	RO 0															

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	RIS	RO	0x00	GPIO Interrupt Raw Status Reflects the status of interrupt trigger condition detection on pins (raw,

prior to masking).

The RIS values are defined as follows:


- Corresponding pin interrupt requirements not met. 0
- 1 Corresponding pin interrupt has met requirements.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)



Bit/Field	Name	Туре	Reset	۵
31:8	reserved	RO	0x00	c p
7:0	MIS	RO	0x00	(

Description

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Masked Interrupt Status

Masked value of interrupt due to corresponding pin. The MIS values are defined as follows:

- 0 Corresponding GPIO line interrupt not active.
- 1 Corresponding GPIO line asserting interrupt.

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The GPIOICR register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR) GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x41C Type W1C, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 reserved RO RO RO RO RO RO RO RO W1C W1C W1C W1C Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description RO 0x00 Software should not rely on the value of a reserved bit. To provide 31:8 reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. IC W1C 0x00 **GPIO** Interrupt Clear 7:0

The IC values are defined as follows:

Value Description

0 Corresponding interrupt is unaffected.

19

RO

0

3

W1C

0

Δ

iĊ

18

RO

0

2

W1C

0

17

RO

0

1

W1C

0

16

RO

0

0

W1C

0

Corresponding interrupt is cleared. 1

Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

Important: All GPIO pins are inputs by default (GPIODIR=0 and GPIOAFSEL=0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (GPIOAFSEL=1). A Power-On-Reset (POR) or asserting an external reset (RST) puts both groups of pins back to their default state.

While debugging systems where PB7 is being used as a GPIO, care must be taken to ensure that a Low value is not applied to the pin when the part is reset. Because PB7 reverts to the TRST function after reset, a Low value on the pin causes the JTAG controller to be reset, resulting in a loss of JTAG communication.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

GPIO Alternate Function Select (GPIOAFSEL)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x420 Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		•				I	AFS	SEL L			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	•								

Bit/Field	Name	Туре	Reset	Description
7:0	AFSEL	R/W	-	GPIO Alternate Function Select The AFSEL values are defined as follows:
				Value Description
				0 Software control of corresponding GPIO line (GPIO mode).
				 Hardware control of corresponding GPIO line (alternate hardware function).
				Note: The default reset value for the GPIOAFSEL register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this, the default reset value of GPIOAFSEL for GPIO Port B is 0x0000.0080 while the default reset value for

Port C is 0x0000.000F.

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x500 Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			I	1 1	rese	erved	I	I	I	1	1	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		i	1	rese	rved	ï	1 1	ſ		I	I	DF	RV2	1	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	7:0		DRV	/2	R/	W	0xFF	Aw	put Pad 2 rite of 1 t respondir	to either	GPIODF	R4[n] or				second

corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x504 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1		rese	erved	1	I	1	1	1	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved	1	1 1			1	1	DF	RV4	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	vide nould be
	7:0		DRV	/4	R/	W	0x00	Aw	put Pad rite of 1 t respondir	to either	GPIODF	R2[n] or				second

A write of 1 to either **GPIODR2[n]** or **GPIODR8[n]** clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write.

Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x508 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1 1	rese	rved				1	I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei		0	-	-	0	0	0	U	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							DR	RV8	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com		with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		DRV	/8	compatibility with future products, the value of a reserved bit shoupreserved across a read-modify-write operation. R/W 0x00 Output Pad 8-mA Drive Enable A write of 1 to either GPIODR2[n] or GPIODR4[n] clears the corresponding 8-mA enable bit. The change is effective on the set										second	

clock cycle after the write.

Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Enable (GPIODEN)** register (see page 250). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open-drain input if the corresponding bit in the **GPIODIR** register is cleared. If open drain is selected while the GPIO is configured as an input, the GPIO will remain an input and the open-drain selection has no effect until the GPIO is changed to an output.

When using the I²C module, in addition to configuring the pin to open drain, the **GPIO Alternate Function Select (GPIOAFSEL)** register bits for the I²C clock and data pins should be set to 1 (see examples in "Initialization and Configuration" on page 228).

GPIO Open Drain Select (GPIOODR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x50C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· · ·		1 1	rese	rved		ſ	1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1					0	DE	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					-		-	_								
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00									
	7:0		OD	E	R/	W	0x00	Out	put Pad	Open Dr	ain Enat	ole				

The ODE values are defined as follows:

Value Description

0 Open drain configuration is disabled.

1 Open drain configuration is enabled.

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 248).

GPIO Pull-Up Select (GPIOPUR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x510 Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				т т	rese	rved		1				1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	rese	rved						1	PL	JE		1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	a reserv		
	7:0		PUI	E	R/	W	0xFF	Pad	Weak P	ull-Up E	nable					
								Vali	ue Desc	ription						

0 The corresponding pin's weak pull-up resistor is disabled.

1 The corresponding pin's weak pull-up resistor is enabled.

A write of 1 to **GPIOPDR[n]** clears the corresponding **GPIOPUR[n]** enables. The change is effective on the second clock cycle after the write.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

25

0x00

0x00

24

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in GPIOPDR automatically clears the corresponding bit in the GPIO Pull-Up Select (GPIOPUR) register (see page 247).

GPIO Pull-Down Select (GPIOPDR)

GPIO GPIO GPIO GPIO Offset	Port B b Port C b Port D b Port E b 0x514	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	00.5000 00.6000 00.7000 002.4000				
	31	30	29	28	27	26	
			r r				1
Туре	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	
	15	14	13	12	11	10	

reserved

PDE

RO

R/W

	ľ					r	1 1	rese	rved					1	r	
et	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved	1			I			P	DE		I	
e 🗖	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
et	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							

23

22

21

20

19

18

17

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Pad Weak Pull-Down Enable

Value Description

0 The corresponding pin's weak pull-down resistor is disabled.

1 The corresponding pin's weak pull-down resistor is enabled.

A write of 1 to **GPIOPUR**[n] clears the corresponding **GPIOPDR**[n] enables. The change is effective on the second clock cycle after the write.

16

Туре

Reset

31:8

7:0

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 245).

GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x518 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1			rese	rved	1				1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	erved	-	1 1			1	-	I SF	R RL	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	Ū	0	Ū	Ū	Ū	0	Ū	0	Ū	Ū	Ū	Ū	0	Ū	Ū	°
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	patibility	with futu	ure produ		value of	erved bit f a reserv on.	•	
	7:0		SRI	L	R/	W	0x00					A drive o				
	7:0		SRI	L	R/	W	0x00	Slev	v Rate L	imit Enal	ole (8-m		nly)	on.		

- 0 Slew rate control disabled.
- 1 Slew rate control enabled.

Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

Note: Pins configured as digital inputs are Schmitt-triggered.

The GPIODEN register is the digital enable register. By default, all GPIO signals are configured as digital inputs at reset. If a pin is being used as a GPIO or its Alternate Hardware Function, it should be configured as a digital input. The only time that a pin should not be configured as a digital input is when the GPIO pin is configured to be one of the analog input signals for the analog comparators.

GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x51C Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1				1	1	rese	rved	1						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved	1	1	1		I		DE	ĒN	1 1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should no compatibility with fu preserved across a
7:0	DEN	R/W	0xFF	Digital Enable

ot rely on the value of a reserved bit. To provide future products, the value of a reserved bit should be a read-modify-write operation.

The DEN values are defined as follows:

- 0 Digital functions disabled.
- 1 Digital functions enabled.

Register 19: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

 GPIO Port A base: 0x4000.4000

 GPIO Port B base: 0x4000.5000

 GPIO Port C base: 0x4000.6000

 GPIO Port D base: 0x4000.7000

 GPIO Port E base: 0x4002.4000

 Offset 0xFD0

 Type RO, reset 0x0000.0000

 31
 30
 29
 28

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	reserved														1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved								PID4								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Field			Name		Туре		Reset	Des	cription								
	31:8		reserved		R	0	con		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
7:0			PID4		RO		0x00	GPI	O Periph	D Peripheral ID Register[7:0]							

Register 20: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								rved				1 1	•	1	•		
Type	RO 0	RO	RO	RO	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	RO	RO	RO	RO	RO	
Reset	U	0	0	0	0	0	U	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved								PID5								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Name			Туре		Des	Description								
24.0						~	000	0.4									
	31:8		reserved F			0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.								
7:0			PID5		RO		0x00	GPI	GPIO Peripheral ID Register[15:8]								

0


0

0

Register 21: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The GPIOPeriphID4, GPIOPeriphID5, GPIOPeriphID6, and GPIOPeriphID7 registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)



Register 22: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved		1			•	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved			1			1	PI	D7	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv		
	7:0		PID	7	R	0	0x00	preserved across a read-modify-write operation.0x00GPIO Peripheral ID Register[31:24]								

Register 23: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE0 Type RO, reset 0x0000.0061

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	T	[1 1	rese	rved					I	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	rese	rved		1 1			l l		PI	20	Ì	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	a reserv	•	
	7:0		PID	0	R	0	0x61		O Periph			[7:0] dentify th	e prese	nce of th	is periph	neral.

Register 24: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I				1 1	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	rese	rved	I	r r		, 		1	PI	D1	ì	Ì	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ire produ	ucts, the	value of	a reserv	•	
	7:0		PID	1	R	0	0x00		O Periph		•	-	e prese	nce of th	iis periph	ieral.

Register 25: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1		1 1	rese	rved					1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	rese	l erved	r	1 I		,,	I	i 1	I PII	D2	ı	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	3it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com		with futu	ure produ	ucts, the	value of	erved bit f a reserv on.		
	7:0		PID	2	R	0	0x18		O Periph be used				ne prese	nce of th	is periph	neral.

Register 26: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10		1	r	I rved	1	<u> </u>			1	r <u> </u>	Pli		1	1	
_					L								L			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	a reserv	•	
	7:0		PID	3	R	0	0x01		O Periph be used		• •	[31:24] dentify th	ie prese	nce of th	is periph	ieral.

Register 27: GPIO PrimeCell Identification 0 (GPIOPCelIID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCelIID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		I	rese	rved	r	, , ,		,,	I	i 1	CI	D0	ı	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com		with futu	ure produ	ucts, the	value of			vide nould be
	7:0		CID	0	R	0	0x0D		O Prime /ides sof		• •	-	eriphera	I identific	cation sy	stem.

Register 28: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		i	T	rese	rved		1 1					CII	D1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		CID	1	R	0	0xF0		O Prime			-	eriphera	I identific	cation sy	stem.

Register 29: GPIO PrimeCell Identification 2 (GPIOPCelIID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1	rese	rved					1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		I	rese	rved	r	, , , ,		,,			CI	D2	ı	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	7:0		CID	2	R	0	0x05		O Prime /ides sof		• •	-	eriphera	I identific	cation sy	stem.

Register 30: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		n erved		, , ,			i		L. CI		-	1	
_					L								L			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	vide nould be
	7:0		CID	3	R	0	0xB1		O Prime vides sof		• •	-	eriphera	I identific	cation sy	stem.

8 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris[®] General-Purpose Timer Module (GPTM) contains three GPTM blocks (Timer0, Timer1, and Timer 2). Each GPTM block provides two 16-bit timers/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

The GPT Module is one timing resource available on the Stellaris microcontrollers. Other timer resources include the System Timer (SysTick) (see 82).

The General-Purpose Timers provide the following features:

- Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers/counters. Each GPTM can be configured to operate independently:
 - As a single 32-bit timer
 - As one 32-bit Real-Time Clock (RTC) to event capture
 - For Pulse Width Modulation (PWM)
- 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal

8.1 Block Diagram

Note: In Figure 8-1 on page 264, the specific CCP pins available depend on the Stellaris device. See Table 8-1 on page 264 for the available CCPs.






Table 8-1. Available CCP Pins

Timer	16-Bit Up/Down Counter	Even CCP Pin	Odd CCP Pin
Timer 0	TimerA	CCP0	-
	TimerB	-	CCP1
Timer 1	TimerA	CCP2	-
	TimerB	-	CCP3
Timer 2	TimerA	CCP4	-
	TimerB	-	CCP5

8.2 Signal Description

Table 8-2 on page 264lists the external signals of the GP Timer module and describes the function of each. The GP Timer signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Assignment" lists the possible GPIO pin placements for these GP Timer signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 241) should be set to choose the GP Timer function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 223.

Table 8-2. General-Purpose Timers Signals (48QFP)

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
CCP0	45	I/O	TTL	Capture/Compare/PWM 0.
CCP1	3	I/O	TTL	Capture/Compare/PWM 1.
CCP2	46	I/O	TTL	Capture/Compare/PWM 2.

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
CCP3	2	I/O	TTL	Capture/Compare/PWM 3.
CCP4	4	I/O	TTL	Capture/Compare/PWM 4.
CCP5	1	I/O	TTL	Capture/Compare/PWM 5.

Table 8-2. General-Purpose Timers Signals (48QFP) (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

8.3 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 275), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 276), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 278). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

8.3.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the GPTM TimerA Interval Load (GPTMTAILR) register (see page 289) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 290). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 293) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 294).

8.3.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM TimerA Interval Load (GPTMTAILR) register [15:0], see page 289
- GPTM TimerB Interval Load (GPTMTBILR) register [15:0], see page 290
- GPTM TimerA (GPTMTAR) register [15:0], see page 297
- GPTM TimerB (GPTMTBR) register [15:0], see page 298

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to GPTMTAR returns the value:

```
GPTMTBR[15:0]:GPTMTAR[15:0]
```

8.3.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 276), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 280), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the 0x000.0000 state. The GPTM sets the TATORIS bit in the **GPTM Raw Interrupt Status** (GPTMRIS) register (see page 285), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 287). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTMIRR) register (see page 283), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 286).

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is set, the timer freezes counting while the processor is halted by the debugger. The timer resumes counting when the processor resumes execution.

8.3.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 291) by the controller.

The input clock on an even CCP input is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTMIMR**, the GPTM also sets the RTCMIS bit in **GPTMMIS** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

8.3.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 275). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an **n** to reference both.

8.3.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The

selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTMIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is set, the timer freezes counting while the processor is halted by the debugger. The timer resumes counting when the processor resumes execution.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 25-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T c) ^a	Max Time	Units
00000000	1	2.6214	mS
0000001	2	5.2428	mS
00000010	3	7.8642	mS
11111101	254	665.8458	mS
1111110	255	668.4672	mS
1111111	256	671.0886	mS

Table 8-3. 16-Bit Timer With Prescaler Configurations

a. Tc is the clock period.

8.3.3.2 16-Bit Input Edge Count Mode

Note: For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

Note: The prescaler is not available in 16-Bit Input Edge Count mode.

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count


matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked).

The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 8-2 on page 268 shows how input edge count mode works. In this case, the timer start value is set to **GPTMTnILR** =0x000A and the match value is set to **GPTMTnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMTnMATCHR** register.





8.3.3.3 16-Bit Input Edge Time Mode

- **Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.
- **Note:** The prescaler is not available in 16-Bit Input Edge Time mode.


In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). The timer is capable of capturing three types of events: rising edge, falling edge, or both. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current Tn counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked). After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMTNILR** register.

Figure 8-3 on page 269 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).

Figure 8-3. 16-Bit Input Edge Time Mode Example



8.3.3.4 16-Bit PWM Mode

Note: The prescaler is not available in 16-Bit PWM mode.

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. In this mode, the PWM frequency and period are synchronous events and therefore guaranteed to be glitch free. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMTnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 8-4 on page 270 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML**

=1 configuration). For this example, the start value is **GPTMTnIRL**=0xC350 and the match value is **GPTMTnMATCHR**=0x411A.




Figure 8-4. 16-Bit PWM Mode Example

8.4 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, and TIMER2 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

8.4.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
 - **a.** Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).

- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.
- 7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 271. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

8.4.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on an even CCP input. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the GPTM asserts the RTCRIS bit in the **GPTMRIS** register and continues counting until Timer A is disabled or a hardware reset. The interrupt is cleared by writing the RTCCINT bit in the **GPTMICR** register.

8.4.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
 - **a.** Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- 4. If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the **TnTOIM** bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.

8. Poll the TRTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TRTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 272. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

8.4.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- **1.** Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 272 through step 9 on page 272.

8.4.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- **1.** Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TREN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.

8. Poll the CnERIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the GPTM Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the GPTM Timern (GPTMTnR) register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

8.4.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TnPWML field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. Set the TREN bit in the GPTM Control (GPTMCTL) register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

8.5 Register Map

Table 8-4 on page 273 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000
- Timer2: 0x4003.2000

Note that the Timer module clock must be enabled before the registers can be programmed (see page 190). There must be a delay of 3 system clocks after the Timer module clock is enabled before any Timer module registers are accessed.

Table 8	8-4.	Timers	Register	Мар
---------	------	--------	----------	-----

o	ffset	Name	Туре	Reset	Description	See page
0:	x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	275
0:	x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	276

Offset	Name	Туре	Reset	Description	See page
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	278
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	280
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	283
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	285
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	286
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	287
0x028	GPTMTAILR	R/W	0xFFFF.FFFF	GPTM TimerA Interval Load	289
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	290
0x030	GPTMTAMATCHR	R/W	0xFFFF.FFFF	GPTM TimerA Match	291
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	292
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	293
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	294
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	295
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	296
0x048	GPTMTAR	RO	0xFFFF.FFFF	GPTM TimerA	297
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	298

Table 8-4.	. Timers	Register	Мар	(continued)
------------	----------	----------	-----	-------------

8.6 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

GPTM Configuration (GPTMCFG) Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x000 Type R/W, reset 0x0000.0000 31 30 29 28 27 25 24 23 22 21 20 19 16 26 18 17 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 GPTMCFG reserved R/W R/W RO R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description Software should not rely on the value of a reserved bit. To provide RO 0x00 31:3 reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 2:0 GPTMCFG R/W 0x0 **GPTM** Configuration The GPTMCFG values are defined as follows: Value Description 0x0 32-bit timer configuration. 0x1 32-bit real-time clock (RTC) counter configuration. 0x2 Reserved Reserved 0x3 0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of GPTMTAMR and GPTMTBMR.

Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

GPTM TimerA Mode (GPTMTAMR)

Time Time Offse	r0 base: 0 r1 base: 0 r2 base: 0 t 0x004 R/W, rese	x4003.1 x4003.2	000 2000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1	ı –	і і		1 1	reser	ved		1	1		· · · · ·		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1		res	erved	!			1	1	TAAMS	TACMR	TAI	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Тур	be	Reset	Desc	ription							
	31:4		reser	ved	R	C	0x00	com	oatibility	with futu	ure produ	ucts, the	e of a rese value of e operatio	a reserv		
	3		TAAI	MS	R/	N	0			A Altern						
								me	TAAMS	alues a	re denne	a as ion	ows.			
								Valu	le Desc	ription						
								0	Capt	ure mod	e is enal	oled.				
								1	PWN	1 mode i	s enable	d.				
									Note				de, you m R field to		clear the	TACMR
	2		TACI	MR	R/	N	0	GPT	M Time	rA Captu	ire Mode	;				
								The	TACMR	alues a	re define	ed as foll	ows:			
								Valu	ie Desc	ription						
								0	Edge	-Count r	node					
								1	Edge	e-Time m	ode					

Bit/Field	Name	Туре	Reset	Description
1:0	TAMR	R/W	0x0	GPTM TimerA Mode The TAMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register (16-or 32-bit).
				In 16-bit timer configuration, TAMR controls the 16-bit timer modes for TimerA.
				In 32-bit timer configuration, this register controls the mode and the contents of GPTMTBMR are ignored.

Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

GPTM TimerB Mode (GPTMTBMR)

Time Time Time Offse	r0 base: (r1 base: (r2 base: (t 0x008	0x4003.00 0x4003.10 0x4003.20 0x4003.20 et 0x0000	000 000 000		,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I	1	ı	I	г г	rese	rved	1	1	1	1	1 1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				1		res	erved	1		1	1	1	TBAMS	TBCMR	ТВ	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:4		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	ucts, the	e of a res e value of e operatio	a reserv		
	3		TBAI	MS	R/	W	0			rB Alterr						
								The	TBAMS	values a	re define	ed as fol	lows:			
								Valu	ue Desc	ription						
								0	Capt	ure mod	e is ena	bled.				
								1	PWN	1 mode i	s enable	ed.				
									Note				ode, you n IR field to		clear the	TBCMR
	2		TBCI	MR	R/	W	0	GPT	M Time	rB Captı	ure Mode	e				
								The	TBCMR	values a	re define	ed as fol	lows:			
								Valu	ue Desc	ription						
								0	Edge	e-Count	mode					
								1	Edge	e-Time m	node					

Bit/Field	Name	Туре	Reset	Description
1:0	TBMR	R/W	0x0	GPTM TimerB Mode The TBMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register.
				In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.
				In 32-bit timer configuration, this register's contents are ignored and GPTMTAMR is used.

Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall.

Time Time Time Offse	er0 base: (er1 base: (er2 base: (et 0x00C	trol (GP 0x4003.00 0x4003.10 0x4003.20 et 0x0000	00 00 00	-)												
Type	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		· · · · ·	r			r	1 1	rese	l erved	r	1	· · · · · 1		1	1	r
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	TBPWML	reser		TBE\		TBSTALL	TBEN	reserved	TAPWML	reserved	RTCEN		/ENT	TASTALL	TAEN
Type Reset	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	scription							
	31:15		reserv	und .	R	0	0x00	Sof	huara ah	ould not	roly on t		of a roa	on and h	it. To prov	/ido
	51.15		reserv	leu	R.	0	0x00	con		with futu	ure produ	ucts, the	value of	a reser	ved bit sh	
	14		TBPW	'ML	R/	W	0	GP [.]	TM Time	rB PWM	Output I	evel				
									TBPWML				llows:			
								Va	ue Desc	rintion						
								vai (ut is una	offected					
								1		ut is inve						
								ļ	Outp		enteu.					
	13:12		reserv	ved	R	0	0	con		with futu	ure produ	ucts, the	value of	a reser	it. To prov ved bit sh	
	11:10		TBEVE	ENT	R/	W	0x0	GP [.]	TM Time	rB Event	Mode					
								The	TBEVEN	T values	s are def	ined as f	ollows:			
								\/al	ue Desc	rintion						
								0x		ive edge	2					
								0>		ative edg						
								07			-					
								0>	2 Rese	erved						

Bit/Field	Name	Туре	Reset	Description
9	TBSTALL	R/W	0	GPTM Timer B Stall Enable The TBSTALL values are defined as follows:
				Value Description
				 Timer B continues counting while the processor is halted by the debugger.
				 Timer B freezes counting while the processor is halted by the debugger.
				If the processor is executing normally, the TBSTALL bit is ignored.
8	TBEN	R/W	0	GPTM TimerB Enable
				The TBEN values are defined as follows:
				Value Description
				0 TimerB is disabled.
				1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.
5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	RTCEN	R/W	0	GPTM RTC Enable
			Ū.	The RTCEN values are defined as follows:
				Value Description
				0 RTC counting is disabled.
				1 RTC counting is enabled.
3:2	TAEVENT	R/W	0x0	GPTM TimerA Event Mode
0.2		1011	0,10	The TAEVENT values are defined as follows:
				Value Description
				Value Description 0x0 Positive edge
				0x1 Negative edge
				0x2 Reserved
				0x3 Both edges

Bit/Field	Name	Туре	Reset	Description
1	TASTALL	R/W	0	GPTM Timer A Stall Enable
				The TASTALL values are defined as follows:
				Value Description
				0 Timer A continues counting while the processor is halted by the debugger.
				1 Timer A freezes counting while the processor is halted by the debugger.
				If the processor is executing normally, the TASTALL bit is ignored.
0	TAEN	R/W	0	GPTM TimerA Enable
				The TAEN values are defined as follows:
				Value Description
				0 TimerA is disabled.
				1 TimerA is enabled and begins counting or the canture logic is

1 TimerA is enabled and begins counting or the capture logic is enabled based on the **GPTMCFG** register.

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

Timer Timer Timer Offse	TM Inter r0 base: 0 r1 base: 0 r2 base: 0 t 0x018 R/W, rese	x4003.0 x4003.1 x4003.2	000	TMIMF	R)														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	1		1 1		1	I	1	rese	rved						I				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	I		reserved		1	CBEIM	CBMIM	твтоім		rese	rved	1	RTCIM	CAEIM	CAMIM	ΤΑΤΟΙΜ			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0			
В	8it/Field		Nam	Ту	pe	Reset	Des	Description											
31:11			reserv	R	0	0x00	com	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.											
	10 CBEIM			М	R	W	0	GPTM CaptureB Event Interrupt Mask The CBEIM values are defined as follows: Value Description											
								0 Interrupt is disabled.1 Interrupt is enabled.											
	9 CBMIM R/W 0 GPTM CaptureB Ma The CBMIM values a Value Description 0 Interrupt is d 1 Interrupt is e				values ar ription rupt is dis	re define sabled.													
	8		ТВТО	IM	R	W	0	 GPTM TimerB Time-Out Interrupt Mask The TBTOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled. 											
7:4 reserved RO 0 Software should not rely on compatibility with future prod preserved across a read-mo							ure produ	ucts, the	value of	a reserv									

Bit/Field	Name	Туре	Reset	Description
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask The RTCIM values are defined as follows:
				Value Description0 Interrupt is disabled.1 Interrupt is enabled.
2	CAEIM	R/W	0	 GPTM CaptureA Event Interrupt Mask The CAEIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.
1	CAMIM	R/W	0	 GPTM CaptureA Match Interrupt Mask The CAMIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	 GPTM TimerA Time-Out Interrupt Mask The TATOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled.

Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000
Timer2 base: 0x4003.2000
Offset 0x01C
Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Γ	r		1 1		ſ	I	i –	resei	ved			ſ	1	I	I				
Type L	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	'		reserved			CBERIS	CBMRIS	TBTORIS		rese	rved		RTCRIS	CAERIS	CAMRIS	TATORIS			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
В	it/Field		Nam	ne	Ту	ne	Reset	Des	Description										
D			, i carr		.,	20	10000	2000	shption										
:	31:11		reserv	/ed	R	0	0x00						e of a res						
											•		e value of e operation		eu bit si	iouid be			
	10				_	~		preserved across a read-modify-write operation.											
10			CBEF	RIS	R	0	0		GPTM CaptureB Event Raw Interrupt This is the CaptureB Event interrupt status prior to masking.										
								Inis	is the C	артигев	Eventin	terrupt	status pri	or to ma	sking.				
	9 CBMR			RIS	R	0	0	GPT	M Captu	ureB Mat	ch Raw	Interrup	ot						
								This	This is the CaptureB Match interrupt status prior to masking.										
	8		TBTO	RIS	R	0	0	GPT	GPTM TimerB Time-Out Raw Interrupt										
								This is the TimerB time-out interrupt status prior to masking.											
	7.4			1	_	0	00	0 - 4											
	7:4		reserved			0	0x0		Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit										
									preserved across a read-modify-write operation.										
	3		RTCF	สร	R	0	0	GPT	GPTM RTC Raw Interrupt										
	•				•	Ū.		This is the RTC Event interrupt status prior to masking.											
	•		0.455			~													
	2		CAEF	RIS	R	0	0			ureA Eve					مارزيم				
								I MS	is the C	aptureA	Event In	terrupt	status pri	or to ma	sking.				
	1		CAMF	RIS	R	0	0	GPT	GPTM CaptureA Match Raw Interrupt										
								This is the CaptureA Match interrupt status prior to masking.											
	0		TATO	RIS	R	0	0	GPT	M Timer	A Time-	Out Raw	/ Interru	pt						
													atus prior	to mask	ing.				

Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

Timer Timer Timer Offse	r0 base: 0 r1 base: 0 r2 base: 0 et 0x020 RO, reset)x4003.0)x4003.1)x4003.2	000																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	ľ		1 1		1			reser	rved			1	•			•			
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			reserved			CBEMIS	CBMMIS	TBTOMIS	•	reser	ved	•	RTCMIS	CAEMIS	CAMMIS	TATOMIS			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Reber	Ũ	Ū	Ū	Ũ	Ŭ	Ū	0	0	Ū	Ŭ	Ū	Ū	Ũ	Ŭ	Ũ	0			
E	Bit/Field		Nam	е	Ту	ре	Reset	Desc	cription										
	31:11		reserv	red	R	0	0x00	com	patibility	with futu	re prod	the value lucts, the dify-write	value of	a reserv					
10 CBEMIS			R	0	0	GPT	M Captu	ireB Eve	nt Mas	ked Interi	rupt								
						This	This is the CaptureB event interrupt status after masking.												
	9 CBMMIS		R	RO 0			M Captu	ireB Mat	ch Mas	ked Inter	rupt								
								This	is the C	aptureB	match i	nterrupt	status af	ter mask	ing.				
	8		TBTOM	MIS	RO 0		GPT	GPTM TimerB Time-Out Masked Interrupt											
								This	is the Ti	merB tin	ne-out i	nterrupt s	status aft	er maski	ng.				
	7:4		reserv	red	R	0	0x0		Software should not rely on the value of a reserved bit. To provide										
												lucts, the dify-write			ed bit sl	nould be			
	3		RTCM	lis	R	0	0	GPT	MRTC	Masked	Interrup	ot							
								This	is the R	TC even	t interru	ipt status	after ma	asking.					
	2		CAEM	1IS	R	0	0	GPT	PTM CaptureA Event Masked Interrupt										
									•			nterrupt s	•	er maski	ng.				
	1		CAMN	/IS	R	0	0	GPT	M Captu	ireA Mat	ch Mas	ked Inter	rupt						
								This	is the C	aptureA	match i	nterrupt	status af	ter mask	ing.				
	0		TATON	ЛIS	R	0	0	GPT	M Timer	A Time-0	Out Ma	sked Inte	rrupt						
								This	is the Ti	merA tin	ne-out i	nterrupt s	status aft	er maski	ng.				

GPTM Masked Interrupt Status (GPTMMIS)

Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

Timer Timer Timer Offse	M Inter 10 base: 0 11 base: 0 12 base: 0 t 0x024 W1C, res	x4003.00 x4003.10 x4003.20	000 000	TMICR)																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
						•		rese	rved		•										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
[r		reserved		i i i i i i i i i i i i i i i i i i i	CBECINT	CBMCINT	TBTOCINT		rese	rved		RTCCINT		CAMCINT	TATOCINT					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0					
B	Bit/Field		Name			ре	Reset	Des	Description												
	31:11			reserved			0x00	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.													
	10		CBECINT			1C	0	GPTM CaptureB Event Interrupt Clear													
								The	CBECIN	T values	are defi	ned as	follows:								
								Valu	alue Description												
								0 The interrupt is unaffected.													
								1	The i	interrupt is cleared.											
	9		CRMC		W	10	0	CPT	M Canti	IroB Mot	ch Intorr		or								
	5		CBMCINT			10	0	GPTM CaptureB Match Interrupt Clear The CBMCINT values are defined as follows:													
								Valı	ue Desc	rintion											
								0		nterrupt	is unaffe	cted.									
								1		nterrupt											
	8		ТВТОС	INT	W	1C	0	GPT	M Time	B Time-	Out Inter	rupt Cle	ear								
								The	TBTOCI	NT value	es are de	fined as	s follows:								
								Valu	ue Desc	ription											
								0	The i	nterrupt	is unaffe	cted.									
								1	The i	nterrupt	is cleare	d.									
1 The interrupt is cleared. 7:4 reserved RO 0x0 Software should not rely on the value of compatibility with future products, the w preserved across a read-modify-write of Products of the state of							value of	a reserv													

Bit/Field	Name	Туре	Reset	Description
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear The RTCCINT values are defined as follows:
				Value Description0 The interrupt is unaffected.1 The interrupt is cleared.
2	CAECINT	W1C	0	GPTM CaptureA Event Interrupt Clear The CAECINT values are defined as follows:
				Value Description0 The interrupt is unaffected.1 The interrupt is cleared.
1	CAMCINT	W1C	0	GPTM CaptureA Match Interrupt Clear The CAMCINT values are defined as follows:
				Value Description0 The interrupt is unaffected.1 The interrupt is cleared.
0	TATOCINT	W1C	0	GPTM TimerA Time-Out Interrupt Clear The TATOCINT values are defined as follows:
				Value Description0 The interrupt is unaffected.1 The interrupt is cleared.

Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

Timer Offse	r2 base: 0 t 0x028	0x4003.1 0x4003.2 et 0xFFF	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1	1	I	ſ	1 1	TAI	I LRH I	1	r	1	r I	1	ſ	
Туре	R/W 1	R/W	R/W	R/W	R/W	R/W 1	R/W 1	R/W	R/W	R/W	R/W 1	R/W	R/W	R/W	R/W 1	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1	I	1 1	TAI	ILRL	I	I	1	1	I	I	'
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	scription							
	31:16		TAIL	RH	R/	W	0xFFFF	Whe Tim	TM Time en config erB Inte e. A reac	ured for rval Loa	32-bit mo ad (GPTI	ode via th MTBILR	ne GPTN) register	loads th	nis value	
									6-bit moo e of GPT			s as 0 ar	nd does	not have	an effec	ct on the
	15:0		TAIL	RL	R/	W	0xFFFF	GP	TM Time	rA Interv	al Load	Register	Low			
									both 16- erA. A re			•	0			iter for

GPTM TimerA Interval Load (GPTMTAILR)

Timer0 base: 0x4003.0000

Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, GPTMTBILR returns the current value of TimerB and ignores writes.

GPTM TimerB Interval Load (GPTMTBILR)

Timer Timer Offse	r0 base: 0 r1 base: 0 r2 base: 0 t 0x02C R/W, rese	x4003.1 x4003.2	000 000	,		,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ľ		1	T I			1	rese	rved	1		1	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1		 		1	TBI	LRL			1	1	I	1	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
E	8it/Field		Nar	ne	Тур	be	Reset	Des	cription							
	31:16		reser	ved	R	C	0x0000	com	patibility	with futu	ure prod	ucts, the	of a reso value of operatio	a reserv	•	vide hould be
	15:0		TBIL	.RL	R/	N	0xFFFF	GPT	M Time	rB Interv	al Load	Register				
								upda		TMTBILI	R . In 32-	bit mode	a 32-bit e, writes a L R .	-		

Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

GPT	M Time	erA Ma	tch (GP	ТМТАМ	IATCHF	R)										
Timer Timer	1 base: ()x4003.00)x4003.10)x4003.20	000													
Туре	R/W, res	et 0xFFF	F.FFFF													
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		-	-	-		-		TAN	I RH	-	-	-		-	-	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	I	1	I	1	1 1	TAM	MRL	I	1	1	1	1	1	1
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		TAM	RH	R/	W	0xFFFF	GP1	TM Time	rA Match	n Registe	er High				
								GP1	FMCFG	register,		e is com	e Clock (l pared to ts.	,		
									6-bit mo e of GP1	,		s as 0 a	nd does	not have	an effe	ct on the
	15:0		TAM	RL	R/	W	0xFFFF	GP1	TM Time	rA Match	n Registe	er Low				
								GP 1	FMCFG	register,		e is com	e Clock (l pared to ts.	,		
													s value a ut PWM	•	GPTM	TAILR,
								GP1 num	FMTAILF	R , determ dge ever	nines hov	v many e	de, this v edge ever ual to the	nts are c	ounted.	

Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 16-bit PWM and Input Edge Count modes.

Time Time Time Offse	r0 base: (r1 base: (r1 base: (r2 base: (et 0x034 R/W, res	0x4003.0 0x4003.1 0x4003.2	000 000 000	TMTBN	IATCHF	?)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			т т	rese	rved	1	I	ì	1	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1			т г	TBN	/IRL	1	1	1	1	r	1	'
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x0000	com	patibility	with fut	ure produ	ucts, the	of a resolution of a resolutio	a reserv	•	vide hould be
	15:0		TBM	RL	R/	W	0xFFFF	GP1	M Time	rB Match	n Registe	er Low				
										•		,	s value a ut PWM	0	n GPTM	TBILR,
								GP1 num	MTBIL	R , determ dge ever	nines hov	v many e	de, this v edge ever ual to the	nts are c	ounted.	The total ITBILR

July 14, 2014

Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved	1	1	1	1 1	1	1	
Type	RO	RO	RO	RO 0	RO 0	RO	RO	RO	RO	RO 0	RO	RO 0	RO	RO	RO 0	RO
Reset	0	0	0	0	0	0	0	0	0	U	0	U	0	0	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved					1	1	TA	PSR	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	7:0		TAPS	SR	R/	W	0x00	GP	TM Time	rA Presc	ale					
									register ne registe		is value o	on a write	e. A read	returns	the curre	nt value

Refer to Table 8-3 on page 267 for more details and an example.

Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x03C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1		1 1	rese	rved					1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	erved		1 1			I	1	TBF	PSR	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	me	Ту	ре	Reset	Des	cription							
	31:8		reser	rved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		TBP	SR	R/	W	0x00	GP	rM Timer	rB Presc	ale					
									register nis registe		s value c	on a write	e. A read	returns	the curre	ent value

Refer to Table 8-3 on page 267 for more details and an example.

Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	 	[1	rese	rved	ſ	[I		ſ	I	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		•	rese	rved		•	•				TAP	SMR		1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		TAPS	MR	R/	W	0x00	GP1	rM Timer	A Presc	ale Mato	:h				
									s value is nts while		0		AMATCH	IR to de	tect time	r match

Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x044 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1	[1	rese	rved	[[I			ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I		rese	rved	I	•	1				TBP	SMR			•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	8it/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		TBPS	MR	R/	W	0x00	GP1	rM Timer	B Presc	ale Mato	h				
									s value is nts while				BMATCI	HR to de	tect time	er match

Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the number of edges that have occurred.

GP1	M Tim	nerA	(GP	тмта	R)												
Time Time Offse	r0 base: r1 base: r2 base: t 0x048 RO, rese	0x400 0x400)3.100)3.200	00													
	31	3	D	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		T	- -	1	1 1	TA	ARH	1	1	1	1 1 1	r	1	
Туре	RO	R	C	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1		1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	T		1	י י	1	1 1	T	ARL	I	1	ı	, , ,	r	1	
Туре	RO	R		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1 Bit/Field	1		1 Na	1 Ime	1 Ty	1 pe	1 Reset	1 Des	1 scription	1	1	1	1	1	1	1
	31:16			TA	RH	R	0	0xFFFF	GP	TM Time	rA Regis	ter High					
									lf th	e GPTM	CFG is i	n a 32-b	it mode,	TimerB v s read as		read. If t	he
	15:0			TA	RL	R	0	0xFFFF	GP	TM Time	rA Regis	ster Low					
									exc		out Edge			e GPTM 1 nen it retu			•

Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the number of edges that have occurred.

GP1	M Tim	nerB (GP ⁻	ГМТІ	BR)												
Timer Timer Offse	r0 base: r1 base: r2 base: t 0x04C RO, res	0x4003 0x4003	3.100 3.200	00													
	31	30		29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	T		Î	1	Í	ì	re re	served	I	İ	ì	1	Ì	1	Ì
Туре	RO	RC)	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14		13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	T		1 I	т 1	1	1	1	IBRL	1	1	1	1 1	r	1	
Туре	RO	RC)	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1 Bit/Field	1		1 Na	1 ame	1 T	1 Type	1 Rese	1 t De	1 escription	1	1	1	1	1	1	1
	31:16			res	erved		RO	0x000	со	mpatibilit	ty with fu	iture pro	the value ducts, the odify-write	e value of	f a reser		ovide should be
	15:0			TE	3RL		RO	0xFFF	F GF	PTM Tim	erB						
									ex		put Edg						Register, of edges

9 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.


The Stellaris[®] Watchdog Timer module has the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the controller asserts the CPU Halt flag during debug

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

9.1 Block Diagram





9.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the WDTLOAD register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

9.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the WDTLOAD register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

9.4 Register Map

Table 9-1 on page 301 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	303
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	304
0x008	WDTCTL	R/W	0x0000.0000	Watchdog Control	305
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	306
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	307
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	308
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	309
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	310
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	311
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	312
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	313
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	314
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	315
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	316
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	317

Table 9-1. Watchdog Timer Register Map

Offset	Name	Туре	Reset	Description	See page
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	318
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	319
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	320
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	321
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	322


Table 9-1. Watchdog Timer Register Map (continued)

9.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.



Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



Register 3: Watchdog Control (WDTCTL), offset 0x008

This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.


When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Base Offse	0x4000.0 t 0x008		(WDTC	CTL)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		1		rese	erved	1	•	1		•	•	J
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•				•	reser	ved						•	RESEN	INTEN
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
Reset	U	U	0	0	U	0	0	0	0	U	U	0	0	U	0	U
В	sit/Field		Nan	no	Ти	ре	Reset	Dec	cription							
D			Inali	ne	i y	he	Reset	Dea	scription							
	31:2		reser	ved	R	0	0x00	com	npatibility	with fut	ure prod	ucts, the		f a reser	t. To prov ved bit sł	
	1		RES	FN	R	W	0	Wat	tchdog R	eset En:	able					
			TLEO		10		Ũ		RESEN			ed as foll	ows:			
								Val	ue Desc	ription						
								C) Disa	bled.						
								1	Enat	ole the W	/atchdog) module	reset ou	utput.		
	0		INTE	EN	R/	W	0	Wat	tchdog Ir	iterrupt E	Enable					
								The	INTEN	values a	re define	ed as foll	ows:			
								Val	ue Desc	ription						
								C			nt disabl hardwar		e this bit	is set, it	can only	be
								1	Intor	aunt ovo	nt on ohl	nd Onor	onoblo	d oll wri	tos aro io	norod

1 Interrupt event enabled. Once enabled, all writes are ignored.

Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

Base Offse	0x4000.0 t 0x010 RO, rese	0000	0.0000			,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	, , , , , , , , , , , , , , , , , , ,		1 1	rese	rved			1			1	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	I	, , , , , , , , , , , , , , , , , , ,		1 1	reserved				1			1	WDTRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset E	⁰ Bit/Field	0	o Nan	0 ne	^о Тур	o De	0 Reset	0 Dese	0 cription	0	0	0	0	0	0	0
	31:1		reser	ved	R	C	0x00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	0		WDTI	RIS	R	C	0		0	aw Inter w interru	•	us (prior to	masking) of WD 1	TINTR.	

Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	1			1	rese	rved			1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	1	1		1	reserved				•	1			WDTMIS	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Resei	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Nar	ne	Ту	pe	Reset	Des	cription								
	31:1		reser	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	vide hould be	
	0		WDT	MIS	R	0	0	Watchdog Masked Interrupt Status									
								Gives the masked interrupt state (after masking) of the WDTINT interrupt.									

July 14, 2014

Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Base Offse	chdog 0x4000. t 0x418 R/W, res	0000	VDTTES	T)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			T	rese	rved	1		ſ	r 1		ſ	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	0	0	0	U	0	0	0	0	0	0	0	U	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	reserved			•	STALL		•		rese	rved			•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:9		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	8		STA	LL	R/	W	0	Wat	chdog S	tall Enab	le					
								the	watchdog	g timer st	ops cou	microcon nting. On counting	ce the m	••		00
	7:0		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		

Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

Base Offse	0x4000.0 t 0xC00	•	DTLOC	CK)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1	1	, ,		т т	WDT	Lock	1	r	1	r	1	r	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I I															
Туре	e R/W															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	lit/Field		Nam	ıe	Ту	pe	Reset	Des	cription							
	31:0		WDTL	ock	R/	W	0x0000	Wat	chdog L	ock						
								write any	e access register	. A write updates	of any c	E551 un other valu	ue reapp	lies the I		
									Value	Descr	iption					
0x0000.0001 Locked																
								UXU	000.000	0 Unloc	keu					

Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4)

Base 0x4000.0000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1				· ·	rese	rved	1	r	1		I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ			rese	rved			1	8	PI	D4	1	1	'		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E			Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	npatibility	with futu	ure prod		value of	f a reserv	t. To prov ved bit sh	
	7:0		PID	4	R	С	0x00	WD	T Periph	eral ID F	Register[7:0]				

Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000 Offset 0xFD4 Type RO, reset 0x0000.0000

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	· ·		1	rese	rved		1	1	1	•	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset				-					-						0	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved							Pl	D5	•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			Nor		т.		Deast	Dee	orintian							
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
31:8			reser	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	7:0		PID	5	R	0	0x00	WD.	T Periph	eral ID F	Register[15:8]				

Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1		1 1	rese	erved					I	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
31													D6	I		
									RO		RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	7:0		PID	6	R	С	0x00	WD	T Periph	eral ID F	Register[23:16]				

Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ı	1 1			ſ	1 1	rese	rved	ſ	1		1	I	1	
									I				L			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 I				1 I				í –				l –	
				rese	rvea							PI				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field		Nam		Ту	no	Reset	Dee	cription							
-			Nam		i y	ρc	Reser	DC3	cription							
					_	-									_	
	31:8		reserv	/ed	R	0	0x00	Soft	ware sho	ould not	rely on t	he value	of a res	erved bit	. To pro	vide
compatibility											ure prod	ucts, the	value of	a reserv	ed bit sl	hould be
preserved across a r											ead-mod	difv-write	operatio	on.		
):-t	04.041				
7:0 PID7 RO 0x00 WDT Peripheral ID Register[31:24]																
	7:0 PID7 RO 0>							WD	T Periph	eral ID F	Register[31:24]				

Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000 Offset 0xFE0 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1 1	rese	erved			1	r 1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15	14	1		Ĩ	10	1 1	0	, 			r	1	2	1	
				rese	rved			PI	D0							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
F	Bit/Field Name Typ						Reset	Πος	cription							
			Indii		i yi	þe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	7:0		PID	0	R	0	0x05	Wat	chdog P	eripheral	ID Reg	ister[7:0]				

Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000 Offset 0xFE4 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				т т	rese	rved			1		1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ſ	1	rese	rved	ſ	1	I Pl	D1	1	I	'				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv		
	7:0		PID	1	R	0	0x18	Wat	chdog Po	eriphera	I ID Reg	ister[15:8	3]			

July 14, 2014

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000

Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1 1			1 1	rese	rved			1	1	1	r	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1 1			1		I Pl	D2	1	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	Reset 0 0 0 Bit/Field Name			ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		vide nould be
	7:0		PIC	02	R	0	0x18	Wat	chdog P	eripheral	ID Reg	ister[23:	16]			

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000

Offset 0xFEC Type RO, reset 0x0000.0001 31 30 29

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		•	1					rese	rved			•		1	1	•			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
				rese	rved						•	PI	D3		•	'			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1			
E	3it/Field		Name		Туре		Reset	Des	Description										
	31:8	31:8 reserved			R	0	0x00	com	patibility	with fut	uld not rely on the value of a reserved bit. To provide with future products, the value of a reserved bit should be ross a read-modify-write operation.								
	7:0		PID3		R	RO 0x01		Wat	Watchdog Peripheral ID Register[31:24]										

Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

Base 0x4000.0000 Offset 0xFF0 Type RO, reset 0x0000.000D

~~ ~ ~~

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1		1		т т	rese	rved					1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved							сіро									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	
E	Bit/Field		Name		Туре		Reset	Des	escription								
	31:8		reserv	R	0	com		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	7:0 CID0		0	RO		0x0D	Wat	tchdog PrimeCell ID Register[7:0]									

Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000	
Offset 0xFF4	
Type RO, reset 0x0000.00F0	

• •																		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1	1	1		T	rese	rved		1	1	1	1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1	rese	erved		1	1			1	CI	D1	1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0		
E	Bit/Field		Name		Туре		Reset	Des	Description									
31:8			reserved			0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
7:0			CIE	R	0	0xF0	Wat	tchdog PrimeCell ID Register[15:8]										

Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCellID2)

Base 0x4000.0000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1 1				т т	rese	rved			1	1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1 1	rese	rved		т т					l CI	1 D2	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	
E	Bit/Field		Name		Туре		Reset	Des	Description								
	31:8		reserved		RO		0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.								
	7:0 CID2		2	RO		0x05	Wat	atchdog PrimeCell ID Register[23:16]									

Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	1	T	r 1	r	1 1	rese	erved	1	1	T	r 1	1	1	r			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
rese					rved	1	1				1	CI	D3	1	r	r			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1			
E	Bit/Field		Nar	Type Reset			Des	cription											
31:8			reserved			0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
7:0			CIE	R	0	0xB1	Wat	atchdog PrimeCell ID Register[31:24]											


10 Universal Asynchronous Receivers/Transmitters (UARTs)

Each Stellaris[®] Universal Asynchronous Receiver/Transmitter (UART) has the following features:

- Two fully programmable 16C550-type UARTs
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable baud-rate generator allowing speeds up to 1.5625 Mbps
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- Line-break generation and detection
- Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation

10.1 Block Diagram

Figure 10-1. UART Module Block Diagram



10.2 Signal Description

Table 10-1 on page 324 lists the external signals of the UART module and describes the function of each. The UART signals are alternate functions for some GPIO signals and default to be GPIO signals at reset, with the exception of the UORx and UOTx pins which default to the UART function. The column in the table below titled "Pin Assignment" lists the possible GPIO pin placements for these UART signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 241) should be set to choose the UART function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 223.

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description					
UORx	17	I	TTL	UART module 0 receive.					
UOTx	18	0	TTL	UART module 0 transmit.					
UlRx	27	I	TTL	UART module 1 receive.					
UlTx	28	0	TTL	UART module 1 transmit.					

 Table 10-1. UART Signals (48QFP)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

10.3 Functional Description

Each Stellaris UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.


The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 341). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

10.3.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 10-2 on page 325 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 10-2. UART Character Frame



10.3.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 337) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 338). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.)

BRD = BRDI + BRDF = UARTSysClk / (16 * Baud Rate)

where UARTSysClk is the system clock connected to the UART.

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 339), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

10.3.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 335) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 325).

The start bit is valid and recognized if UnRx is still low on the eighth cycle of Baud16, otherwise it is ignored. After a valid start bit is detected, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

10.3.4 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 331). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 339).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 335) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 343). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, $\frac{1}{4}$, $\frac{1}{2}$, $\frac{3}{4}$, and 7/8. For example, if the $\frac{1}{4}$ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the $\frac{1}{2}$ mark.

10.3.5 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error
- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 348).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 345) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 347).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 349).

The receive interrupt changes state when one of the following events occurs:

- If the FIFOs are enabled and the receive FIFO reaches the programmed trigger level, the RXRIS bit is set. The receive interrupt is cleared by reading data from the receive FIFO until it becomes less than the trigger level, or by clearing the interrupt by writing a 1 to the RXIC bit.
- If the FIFOs are disabled (have a depth of one location) and data is received thereby filling the location, the RXRIS bit is set. The receive interrupt is cleared by performing a single read of the receive FIFO, or by clearing the interrupt by writing a 1 to the RXIC bit.

The transmit interrupt changes state when one of the following events occurs:

If the FIFOs are enabled and the transmit FIFO progresses through the programmed trigger level, the TXRIS bit is set. The transmit interrupt is based on a transition through level, therefore the FIFO must be written past the programmed trigger level otherwise no further transmit interrupts will be generated. The transmit interrupt is cleared by writing data to the transmit FIFO until it becomes greater than the trigger level, or by clearing the interrupt by writing a 1 to the TXIC bit. If the FIFOs are disabled (have a depth of one location) and there is no data present in the transmitters single location, the TXRIS bit is set. It is cleared by performing a single write to the transmit FIFO, or by clearing the interrupt by writing a 1 to the TXIC bit.

10.3.6 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 341). In loopback mode, data transmitted on UnTx is received on the UnRx input.

10.4 Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the UART0 or UART1 bits in the **RCGC1** register.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 325, the BRD can be calculated:

BRD = 20,000,000 / (16 * 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 337) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 338) is calculated by the equation:

UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.
- 3. Write the fractional portion of the BRD to the UARTFBRD register.
- **4.** Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

10.5 Register Map

Table 10-2 on page 329 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000.C000
- UART1: 0x4000.D000

Note that the UART module clock must be enabled before the registers can be programmed (see page 190). There must be a delay of 3 system clocks after the UART module clock is enabled before any UART module registers are accessed.

Note: The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 341) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 10-2. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	331
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	333
0x018	UARTFR	RO	0x0000.0090	UART Flag	335
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	337
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	338
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	339
0x030	UARTCTL	R/W	0x0000.0300	UART Control	341
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	343
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	345
0x03C	UARTRIS	RO	0x0000.0000	UART Raw Interrupt Status	347
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	348
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	349
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	351
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	352
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	353
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	354
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	355
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	356
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	357
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	358
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	359
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	360

Offset	Name	Туре	Reset	Description	See page
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	361
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	362

Table 10-2. UART Register Map (continued)

10.6 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

Important: This register is read-sensitive. See the register description for details.

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UAR Offse	T1 base: t 0x000	0x4000.C 0x4000.D et 0x0000	0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	•		1		rese	rved	•	•	•			•	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	erved	•	OE	BE	PE	FE		1	1	D/	ATA		I	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
B	8it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:12		reser	ved	R	0	0	com	patibility	with fut	ure prod	ucts, the	of a resolution of a resolutio	a reserv		
	11		OE	-	R	0	0	UAF	RT Overi	un Error						
								The	OE valu	es are d	efined as	s follows				
								Val	ue Desc	cription						
								0	Ther	e has be	en no da	ata loss (due to a	FIFO ov	errun.	
								1	New data		s receive	ed when	the FIFC) was ful	ll, resulti	ng in
	10		BE	E	R	0	0	UAF	RT Break	(Error						
								the	receive	data inpu	ut was he	eld Low f	lition is d or longe ata, parit	than a	full-word	Ŭ
								the FIF0	FIFO. W D. The n	hen a br ext char	eak occu acter is c	urs, only only enal	d with the one 0 ch oled afte ext valid	aracter i the rec	s loaded eived da	l into the Ita input

UART Data (UARTDR)

Bit/Field	Name	Туре	Reset	Description
9	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received
				When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The **UARTRSR/UARTECR** register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

Reads

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	1			ſ	1 1	rese	erved	I	ſ	1		ſ	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
1	15	14	13 I	12	11	10	9	8	7	6	5	4	3	2	1	0
_							erved		L				OE	BE	PE	FE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:4		reser	ved	R	0	0	com	tware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	3		OE		R	0	0	UAF	RT Overr	un Error						
									en this bi s bit is cle) is alrea	dy full.
								the	FIFO co FIFO is f CPU mu	ull, only	the cont	ents of th	ne shift r	egister a	re overv	
	2		BE		R	0	0	UAF	RT Break	Error						
								the	s bit is se received smission	data inp	out was h	neld Low	for long	er than a	a full-wor	d
								This	s bit is cle	eared to	0 by a w	rite to U	ARTECH	R .	• •	
								the FIF	IFO mod FIFO. WI O. The no s to a 1 (hen a bre ext chara	eak occu acter is d	irs, only o only enab	one 0 ch led afte	aracter i r the rec	s loaded eive data	into the a input

Bit/Field	Name	Туре	Reset	Description
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				This bit is cleared to 0 by a write to UARTECR .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to UARTECR .
				In FIFO mode, this error is associated with the character at the top of the FIFO.

Writes

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1		1 1	rese	erved					1	I	1
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1	rese	rved		· · ·					DA	TA	1	1	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	W	0	0	com	tware sho npatibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	7:0		DAT	A	W	0	0	Erro	or Clear							
									rite to this	•	r of any	data clea	ars the fr	aming, p	arity, bre	ak, and

overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UART UART Offset	RT Flag 10 base: 0 11 base: 0 t 0x018 RO, reset)x4000.)x4000.	C000 D000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ	r		1	1			1 1	rese	erved	1				1	1 1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	ſ		1	rese	rved	1	1 1		TXFE	RXFF	TXFF	RXFE	BUSY		reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0
В	it/Field		Nar	me	Ту	ре	Reset	Des	scription							
	31:8		resei	rved	R	0	0	con		with futu	ure produ	ucts, the	value of	a reserv	t. To prov ved bit sh	
	7		TX	FE	R	0	1	UAI	RT Trans	mit FIFC) Empty					
									meaning RTLCRH			nds on th	ne state (of the FI	en bit in tl	ne
									e FIFO is ster is er		d (fen is	0), this t	oit is set v	when the	e transmit	holding
									e FIFO i: mpty.	s enable	d (fen is	s 1), this	bit is set	when th	ne transm	nit FIFO
	6		RX	FF	R	0	0	UAI	RT Rece	ve FIFO	Full					
									meaning RTLCRH			nds on th	ne state (of the FI	™ bit in t	ne
								lf th is fu		s disable	d, this b	it is set v	vhen the	receive	holding r	egister
								If th	e FIFO i	s enable	d, this bi	t is set w	hen the	receive	FIFO is f	ull.
	5		ТХ	FF	R	0	0	UAI	RT Trans	mit FIFC) Full					
									meaning RTLCRH			nds on th	ne state (of the FI	en bit in tl	ne
								lf th is fu		s disable	d, this bi	it is set v	when the	transmi	t holding	register
								lf th	e FIFO i	s enable	d, this bi	t is set w	hen the	transmit	FIFO is	full.
	4		RX	FE	R	0	1	UAI	RT Rece	ve FIFO	Empty					
									meaning RTLCRH			nds on th	ne state (of the FI	EN bit in t	ne
								If th		-		it is set v	vhen the	receive	holding r	egister
								lf th	e FIFO i	s enable	d, this bi	t is set w	hen the	receive	FIFO is e	empty.

Bit/Field	Name	Туре	Reset	Description
3	BUSY	RO	0	UART Busy When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 4: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD=**0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 325 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000

UART1 base: 0x4000.D000 Offset 0x024 Type R/W, reset 0x0000.0000 31 30 29 28 25 23 27 26 24 22 21 20 19 18 17 16 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 DIVINT Туре R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:16 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:0 DIVINT R/W 0x0000 Integer Baud-Rate Divisor

Register 5: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 325 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UART0 base: 0x4000.C000

Offse	T1 base: (et 0x028 R/W, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		, , , , , , , , , , , , , , , , , , ,		1 1	rese	rved			1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		resei	rved	1 1						DIVF	RAC		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Туј	ре	Reset	Des	cription							
	31:6		reserv	ved	R	C	0x00	com	patibility	with futu	ire prodi	ucts, the	of a rese value of operatio	a reserv	•	
	5:0		DIVFR	AC	R/	W	0x000	Frac	tional Ba	aud-Rate	Divisor					

Register 6: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x02C

Type R/W, reset 0x0000.0000

Type	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
]	T			1 1			1 1	rese	l erved		T	I	1	l I	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese					SPS		LEN	FEN	STP2	EPS	PEN	BRK
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0	Soft	ware sh	ould not	rely on t	he value	of a res	erved bit	. To prov	vide
								com	patibility	with fut	ure prod	ucts, the	value of	a reserv	•	
								pres	served a	cross a r	read-moo	dify-write	operatio	on.		
	7		SP	S	R/	W	0	UAF	RT Stick	Parity S	elect					
										-	of UAR					
											When b ed and c			anu z i	s cleare	u, ine
								Whe	en this bi	t is clea	red, stick	c parity is	disable	d.		
	6:5		WLE	-N	R/	W	0	UAF	RT Word	l enath						
	010						Ū.			•	number	of data l	oits trans	mitted o	r receive	ed in a
								fran	ne as foll	ows:						
								Val	ue Desc	ription						
								0x	3 8 bits	6						
								0x	2 7 bits	6						
								0x	1 6 bits	6						
								0x	0 5 bits	s (defaul	t)					
	4		FEI	N	R/	W	0		RT Enab							
								lf thi mod		et to 1, tr	ansmit a	nd receiv	e FIFO b	ouffers ar	e enable	d (FIFO
									,	ed to 0, F	FIFOs ar	e disable	ed (Chara	acter mo	de). The	FIFOs
								bec	ome 1-b	/te-deep	holding	register	S.		-	
	3		STF	2	R/	W	0	UAF	RT Two S	Stop Bits	Select					
										-	wo stop					
								The	receive	logic do	es not ch	neck for	two stop	bits bein	ig receiv	ed.

Bit/Field	Name	Туре	Reset	Description
2	EPS	R/W	0	UART Even Parity Select
				If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
1	PEN	R/W	0	UART Parity Enable
				If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0.

Register 7: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

- **Note:** The **UARTCTL** register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.
 - **1.** Disable the UART.
 - 2. Wait for the end of transmission or reception of the current character.
 - 3. Flush the transmit FIFO by disabling bit 4 (FEN) in the line control register (UARTLCRH).
 - **4.** Reprogram the control register.
 - 5. Enable the UART.

UART Control (UARTCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x030 Type R/W, reset 0x0000.0300

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Type RO	1,900	1011,100															
Type RO <		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset 0 <td>[</td> <td></td> <td></td> <td>1</td> <td>Î</td> <td></td> <td>[</td> <td>Ì</td> <td>rese</td> <td>rved</td> <td>1</td> <td>î</td> <td>I</td> <td>1</td> <td></td> <td>ſ</td> <td>1</td>	[1	Î		[Ì	rese	rved	1	î	I	1		ſ	1
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Type RO RO <td>Туре</td> <td>RO</td>	Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type RO <	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Type RO <	-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset 0 <td></td> <td></td> <td></td> <td>rese</td> <td>erved</td> <td>1</td> <td></td> <td></td> <td>TXE</td> <td>LBE</td> <td></td> <td>1</td> <td>rese</td> <td>rved</td> <td></td> <td></td> <td>UARTEN</td>				rese	erved	1			TXE	LBE		1	rese	rved			UARTEN
Bit/Field Name Type Reset Description 31:10 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 9 RXE R/W 1 UART Receive Enable If this bit is set to 1, the receive section of the UART is enabled. When the UART is disabled in the middle of a receive, it completes the current character before stopping. Note: 8 TXE R/W 1 UART Transmit Enable If this bit is set to 1, the transmit section of the UART is enabled. When the UART is disabled in the middle of a receive, it completes the current character before stopping.	Туре	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	R/W
31:10 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 9 RXE R/W 1 UART Receive Enable If this bit is set to 1, the receive section of the UART is enabled. When the UART is disabled in the middle of a receive, it completes the current character before stopping. Note: To enable reception, the UART Enable 8 TXE R/W 1 UART Transmit Enable If this bit is set to 1, the transmit section of the UART is enabled. When the UART is disabled in the middle of a receive, it completes the current character before stopping. Note: To enable reception, the UART Enable If this bit is set to 1, the transmit section of the UART is enabled. When the UART is disabled in the middle of a transmission, it completes the current the UART is disabled in the middle of a transmission, it completes the current the UART is disabled in the middle of a transmission, it completes the current the UART is disabled in the middle of a transmission, it completes the current character before stopping.	Reset	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0
8 TXE R/W 1 UART Transmit Enable If this bit is set to 1, the transmit section of the UART is enabled. When the UART is disabled in the middle of a transmission, it completes the current character before stopping.		31:10		reserv	ved	R	0	0	Soft com pres UAF If th the chai	tware sh npatibilit served a RT Rece is bit is UART is racter b	y with futu across a r eive Enab set to 1, t disabled efore stop	ure prod ead-moo le he recei l in the m oping.	ucts, the dify-write ve sectio hiddle of a	value of operation on of the a receive	a reserv on. UART is e, it comp	enable letes th	hould be d. When e current
		8		TXI	E	R/	w	1	UAF If the curr	RT Tran is bit is s UART is rent cha	smit Enal set to 1, ti disabled racter bet	ble he trans d in the r fore stop	mit section middle of pping.	on of the a transn	UART is nission, i	enable t compl	ed. When letes the

Bit/Field	Name	Туре	Reset	Description
7	LBE	R/W	0	UART Loop Back Enable If this bit is set to 1, the UnTX path is fed through the UnRX path.
6:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UARTEN	R/W	0	UART Enable If this bit is set to 1, the UART is enabled. When the UART is disabled
				in the middle of transmission or reception, it completes the current character before stopping.

Register 8: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

UART Interrupt FIFO Level Select (UARTIFLS) UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x034 Type R/W, reset 0x0000.0012 31 30 29 28 27 25 19 16 26 24 23 22 21 20 18 17 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 10 9 8 7 6 3 2 0 11 5 4 1 TXIFLSEL . RXIFLSEL reserved R/W R/W Туре RO R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 Bit/Field Description Name Туре Reset 31:6 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 5:3 RXIFLSEL R/W UART Receive Interrupt FIFO Level Select 0x2 The trigger points for the receive interrupt are as follows: Value Description RX FIFO ≥ ¼ full 0x0 0x1 RX FIFO ≥ ¼ full RX FIFO ≥ ½ full (default) 0x2 0x3 RX FIFO ≥ ¾ full 0x4 RX FIFO ≥ ¼ full 0x5-0x7 Reserved

Bit/Field	Name	Туре	Reset	Description	
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select The trigger points for the transmit interrupt are as follows	s:
				Value Description	
				0x0 TX FIFO ≤ ¼ empty	
				0x1 TX FIFO ≤ ¾ empty	
				0x2 TX FIFO $\leq \frac{1}{2}$ empty (default)	
				0x3 TX FIFO ≤ ¼ empty	
				0x4 TX FIFO ≤ ¼ empty	
				0x5-0x7 Reserved	

Register 9: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

UART Interrupt Mask (UARTIM)

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

UART UART Offset	0 base: (1 base: (0x038 R/W, rese	0x4000.0 0x4000.0	0000	XTIIVI)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•							rese	rved	•					•	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	10		reserved	1		OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM			n erved	
Туре	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
:	31:11		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	10		OEI	M	R/	W	0	On a	a read, tl		nt mask	t Mask for the O he OEIM				
	9		BEIN	И	R/	W	0	On a	a read, tl		nt mask	//ask for the в he ветм				
	8		PEIN	И	R/	W	0	On a	a read, tl		nt mask	/lask for the ହ he ହEIM				
	7		FEIN	И	R/	W	0	On a	a read, tl		nt mask	ot Mask for the F he FEIM				
	6		RTIN	M	R/	W	0	On a	a read, tl	ne currer	nt mask	errupt Ma for the R he RTIM	TIM inte			
	5		TXIN	И	R/	W	0	On a	a read, tl		nt mask	sk for the T he TXIM				
	4		RXII	М	R/	W	0	On a	a read, tl		nt mask	k for the R he RXIM				

Bit/Field	Name	Туре	Reset	Description
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 10: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x03C Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		1 1					rese	erved	l	1		I		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	1		reserved			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS	-		rved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:11		reserv	ed	R	0	0x00	Soft	ware sho	ould not	relv on tl	he value	of a rese	erved bit	To prov	ide
	01111		100011	UU		•	exee	com	patibility	with futu	ure produ	ucts, the dify-write	value of	a reserv		
	10		OER	IS	R	0	0	UAF	RT Overr	un Error	Raw Int	errupt St	atus			
			01.1			•	Ū					(prior to I) of this	interrupt.	
	9		BERI	9	R	0	0	IΙΔF	QT Brook	Frror R	aw Inter	rupt Statı	19			
	5		DLIN	0		0	0					(prior to i) of this	interrupt.	
	0			0		0	0							,	·	
	8		PERI	5	R	0	0					rupt Statu (prior to i) of this	interrupt	
	_				-	~							Ū) 01 010	apt	
	7		FERI	S	R	0	0			0		errupt St (prior to i) of this	interrunt	
													Ū	,	interrupt	
	6		RTRI	S	R	0	0					w Interrup			interrupt	
								GIVE	es the ra	w interru	pt state	(prior to 1	masking) of this	Interrupt	
	5		TXRI	S	R	0	0		RT Trans							
								Give	es the ra	w interru	pt state	(prior to ı	masking) of this	interrupt	
	4		RXR	S	R	0	0		RT Recei		•					
								Give	es the ra	w interru	pt state	(prior to I	masking) of this	interrupt	
	3:0		reserv	ed	R	0	0x0	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	a reserv		

Register 11: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x040 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		1 1					rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	ľ		reserved			OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS		rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	е	Ту	ре	Reset	Des	cription							
	31:11		reserv	ed	R	0	0x00								•	
									• •		•				ed bit sh	ould be
	10		OEM	IC	D	0	0					-				
	10		OLIVI	10		0	0					•		ıpt.		
	9		BEM	2	R	0	0	IΙΔF	2T Brook		askod Ir	terrunt S	tatus			
	9		DLIVII	0		0	0					•		ıpt.		
	8		PEM	S	R	0	0	LIAF	RT Parity	Error M	asked In	iterrunt S	tatus			
	U					0	Ū					•		ıpt.		
	7		FEMI	S	R	0	0	UAF	RT Frami	na Error	Masked	I Interrup	t Status			
										•		•		ıpt.		
	6		RTM	S	R	0	0	UAF	RT Recei	ve Time	-Out Ma	sked Inte	rrupt Sta	atus		
								Give	es the m	asked in	terrupt s	tate of th	is interru	ıpt.		
	5		ТХМ	S	R	0	0	UAF	RT Trans	mit Masl	ked Inter	rupt Stat	us			
								Give	es the m	asked in	terrupt s	tate of th	is interru	ıpt.		
	4		RXM	IS	R	0	0	UAF	RT Recei	ve Mask	ed Inter	rupt Stati	JS			
						RO0UART Overrun Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.RO0UART Break Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.RO0UART Break Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.RO0UART Parity Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.RO0UART Parity Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.RO0UART Framing Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.RO0UART Receive Time-Out Masked Interrupt Status Gives the masked interrupt state of this interrupt.RO0UART Transmit Masked Interrupt Status Gives the masked interrupt state of this interrupt.										
	3:0		reserv	ed	P RO RO											
									• •		•	dify-write			eu bit Sf	

Register 12: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

UART Offset	10 base: ([1 base: (t 0x044 W1C, res		0000													
51	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ľ		1	1			1 1	rese	rved		I	I.	r	1	I	1
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC		rese	erved	•
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	е	Ту	ре	Reset	Des	cription							
	31:11		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	10		OEI	C	W	1C	0		rrun Erro			I as follov	WS:			
								Valı 0 1			the interi ipt.	rupt.				
	9		BEI	C	W	1C	0		ak Error BEIC Va			l as follo	ws:			
								Val	ue Desc	ription						
								0			the interi	rupt.				
								1	Clea	s interru	ıpt.					
	8		PEI	С	W	1C	0		ty Error I							
								The	PEIC Va	lues are	e defined	l as follo	NS:			
								Val	ue Desc							
								0			the inter	rupt.				
								1	Clea	s interru	ıpt.					
	7		FEI	С	W	1C	0		ning Erro							
								The	FEIC Va	lues are	e defined	l as follo	NS:			
								Val	ue Desc	ription						
								0	No e	fect on t	the inter	rupt.				
								1	Clea	rs interru	ıpt.					

UART Interrupt Clear (UARTICR)

Bit/Field	Name	Туре	Reset	Description
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear The RTIC values are defined as follows:
				Value Description0 No effect on the interrupt.1 Clears interrupt.
5	TXIC	W1C	0	Transmit Interrupt Clear The TXIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear The RXIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 13: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1				rese	rved		1			1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1		, ,	1		rved		<u> </u>	0	,			PI		1	1	<u> </u>
				1636	l							FI	54 I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the lify-write	value of	a reserv	•	vide nould be
	7:0		PID	4	R	0	0x0000		RT Peripl		•	[7:0] dentify th	ie prese	nce of th	is periph	ıeral.

Register 14: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved			1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber		14			11				7		5				4	
	15	14	13	12		10	9	8		6	5	4	3	2	· ·	
			-	rese	erved	-					-	PI	D5	-	-	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
									•							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	vide nould be
	7:0		PID	5	R	0	0x0000	UAF	RT Peripl	neral ID	Register	[15:8]				
								Can	be used	l by softw	vare to i	dentify th	ne prese	nce of th	is periph	ieral.

Register 15: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD8 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	1	1	1	1	1 1	rese	erved		I	1	1	1	1	1
Type	RO 0	RO	RO	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	U	0	U	0	U	0	U	0	0	U	0	U
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	erved	•	1 1				1	PI	D6	I	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		vide hould be
	7:0		PID	06	R	0	0x0000		RT Peripl		0	[23:16] dentify th	ie prese	nce of th	is peripl	neral.

Register 16: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		1		rese	erved	1				1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		· · ·	1		rved		1 1	-			1	Pli		1	· · ·	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0	com	Software should not rely on the value of a reserved bit. To pro- compatibility with future products, the value of a reserved bit sl preserved across a read-modify-write operation.							
	7:0 PID7			R	0	0x0000		RT Peripl		-		ie prese	nce of th	is periph	ieral.	

Register 17: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE0 Type RO, reset 0x0000.0011

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	I	1		1 1	rese	erved	Γ		I				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	erved						1	PI	D0	1		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1
F	Bit/Field		Nan	ne	Tv	ne	Reset	Des	cription							
_					.,	Туре		200	onpuon							
	31:8		reserved		RO		0x00	com	Software should not rely on the value of a reserved bit. To proc compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.							
	7:0		PID	0	R	0	0x11	UAF	RT Peripl	neral ID	Register	[7:0]				
								Can	be used	by soft	ware to i	dentify th	e prese	nce of th	is peripł	neral.

Register 18: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1					rese	rved				1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1	[1	rese	rved	(г т			r	r	PI	D1	1	I		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
E	Bit/Field Name				Ту	ре	Reset	Des	escription								
	31:8 reserved				R	0	0x00	com	oftware should not rely on the value of a reserved bit. To provimpatibility with future products, the value of a reserved bit she served across a read-modify-write operation.								
	7:0 PID1			R	0	0x00		RT Peripl		0	[15:8] dentify th	ie prese	nce of th	is periph	neral.		

Register 19: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
1	51		2.5	- 20		20	1 1	24	2.5	~~~	21	20	15	10	17		
			-	-		-		rese	erved		-		I	-			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	rese	rved	1	1 1			ſ	I	PI	D2	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription								
	31:8 reserved			R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	7:0 PID2			R	RO 0x1			UART Peripheral ID Register[23:16] Can be used by software to identify the presence of						:			
								Can	i be used	i by som	ware to l	dentify th	ie prese	nce of th	is peripr	ierai.	

Register 20: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1		rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset				-					-						0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		l		rese	erved	•						PI	53	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
E	Bit/Field Name				Ту	ре	Reset	Des	Description							
	31:8		reserv	ved	R	0	0x00	com	oftware should not rely on the value of a reserved bit. To pro ompatibility with future products, the value of a reserved bit s reserved across a read-modify-write operation.							
	7:0 PID3			R	0	0x01		RT Peripl		•		e prese	nce of th	is periph	ieral.	

Register 21: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCeIIIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1					rese	erved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		ſ	1	rese	rved		1 1				[CII	20			·	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 1	
E	Bit/Field Name				Ту	ре	Reset	Des	Description								
	31:8 reserved			ved	R	0	0x00	com	ware should not rely on the value of a reserved bit. To provid patibility with future products, the value of a reserved bit sho served across a read-modify-write operation.								
	7:0 CID0			0	R	0	0x0D		RT Prime vides sof		• •		eriphera	l identific	ation sy	stem.	

Register 22: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	1	I	1	I	т т	rese	reserved							1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1	rese	erved	I					I	CI	D1		I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserved		RO		0x00	com	Software should not rely on the value of a reserved bit. To pro- compatibility with future products, the value of a reserved bit a preserved across a read-modify-write operation.							
	7:0			1	R	0	0xF0		RT Prime vides sof			[15:8] I cross-p	eriphera	l identific	cation sy	vstem.

Register 23: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCeIIIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCelIID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF8 Type RO, reset 0x0000.0005

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	1		1	1		1	1 1	rese	reserved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
10001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ſ	15	14	10	12	1	10	1 1	0	, 			1			· · · ·	```	
				rese	erved							CI	D2				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	
B	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	31:8		reserved		R	RO		com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	vide nould be	
	7:0		CID	2	R	0	0x05		RT Prime vides sof				eriphera	l identific	cation sy	/stem.	

Register 24: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCellID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	· ·			rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I	15	14	13				ب	0		0	5			2	, 	<u> </u>
				rese	rved							CII	53			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	04.0					~	000	0 - 6							T	
	31:8		reserv	/ed	R	0	0x00		ware sho patibility						•	
								served ac		•	-			eu bit si		
								p.00								
	7:0	CID3 RO 0xB1					UAF	RT Prime	Cell ID F	Register[31:24]					
							Prov	ides sof	tware a	standard	cross-p	eriphera	l identific	ation sy	stem.	


11 Synchronous Serial Interface (SSI)


The Stellaris[®] Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

11.1 Block Diagram





11.2 Signal Description

Table 11-1 on page 364 lists the external signals of the SSI module and describes the function of each. The SSI signals are alternate functions for some GPIO signals and default to be GPIO signals

at reset., with the exception of the SSIOClk, SSIOFss, SSIORx, and SSIOTx pins which default to the SSI function. The column in the table below titled "Pin Assignment" lists the possible GPIO pin placements for the SSI signals. The AFSEL bit in the **GPIO Alternate Function Select** (**GPIOAFSEL**) register (page 241) should be set to choose the SSI function. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 223.

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
SSIClk	19	I/O	TTL	SSI clock.
SSIFss	20	I/O	TTL	SSI frame.
SSIRx	21	I	TTL	SSI receive.
SSITx	22	0	TTL	SSI transmit.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

11.3 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

11.3.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 1.5 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (FSysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 383). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0 (SSICR0)** register (see page 376).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note: For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 468 to view SSI timing parameters.

11.3.2 FIFO Operation

11.3.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 380), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

In slave mode, the SSI transmits data each time the master initiates a transaction. If the transmit FIFO is empty and the master initiates, the slave transmits the 8th most recent value in the transmit FIFO. If less than 8 values have been written to the transmit FIFO since the SSI module clock was

enabled using the SSI bit in the **RGCG1** register, then 0 is transmitted. Care should be taken to ensure that valid data is in the FIFO as needed. The SSI can be configured to generate an interrupt when the FIFO is empty.

11.3.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

11.3.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 384). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 386 and page 387, respectively).

11.3.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

11.3.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 11-2 on page 366 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.




Figure 11-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIClk. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIClk after the LSB has been latched.

Figure 11-3 on page 367 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.




Figure 11-3. TI Synchronous Serial Frame Format (Continuous Transfer)

11.3.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSICIk pin. If the SPO bit is High, a steady state High value is placed on the SSICIk pin when data is not being transferred.


SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

11.3.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 11-4 on page 367 and Figure 11-5 on page 368.

Figure 11-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0






Figure 11-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFSS master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSICIk period after the last bit has been captured.

11.3.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 11-6 on page 369, which covers both single and continuous transfers.




Figure 11-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

11.3.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 11-7 on page 369 and Figure 11-8 on page 370.




Figure 11-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0




Figure 11-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSICIk period after the last bit has been captured.

11.3.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 11-9 on page 371, which covers both single and continuous transfers.




Figure 11-9. Freescale SPI Frame Format with SPO=1 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFSS master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFSS line is returned to its idle high state one SSIClk period after the last bit has been captured.


For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

11.3.4.7 MICROWIRE Frame Format

Figure 11-10 on page 371 shows the MICROWIRE frame format, again for a single frame. Figure 11-11 on page 372 shows the same format when back-to-back frames are transmitted.

Figure 11-10. MICROWIRE Frame Format (Single Frame)



MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIClk, after the LSB of the frame has been latched into the SSI.




Figure 11-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 11-12 on page 373 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.




Figure 11-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements

11.4 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the **RCGC1** register. For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the SSICR1 register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - a. For master operations, set the **SSICR1** register to 0x0000.0000.
 - **b.** For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - c. For slave mode (output disabled), set the **SSICR1** register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the SSICPSR register.
- 4. Write the **SSICR0** register with the following configuration:
 - Serial clock rate (SCR)
 - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
 - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
 - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

Master operation

- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))1x10^{6} = 20x10^{6} / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled.
- 2. Write the SSICR1 register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

11.5 Register Map

Table 11-2 on page 374 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

SSI0: 0x4000.8000

Note that the SSI module clock must be enabled before the registers can be programmed (see page 190). There must be a delay of 3 system clocks after the SSI module clock is enabled before any SSI module registers are accessed.

Note: The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

Table 11-2. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	376
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	378
0x008	SSIDR	R/W	0x0000.0000	SSI Data	380
0x00C	SSISR	RO	0x0000.0003	SSI Status	381
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	383
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	384
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	386
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	387

Offset	Name	Туре	Reset	Description	See page
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	388
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	389
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	390
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	391
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	392
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	393
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	394
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	395
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	396
0xFF0	SSIPCelIID0	RO	0x0000.000D	SSI PrimeCell Identification 0	397
0xFF4	SSIPCelIID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	398
0xFF8	SSIPCelIID2	RO	0x0000.0005	SSI PrimeCell Identification 2	399
0xFFC	SSIPCelIID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	400

 Table 11-2. SSI Register Map (continued)

11.6 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000

SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

Offset	t 0x000	4000.800 et 0x0000																	
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
			-			-			rved	-	-		- I	-	-	-			
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ſ		ı –	I	SC	CR	1	1 1		SPH	SPO	F	I RF		D	I SS	1			
rpe set	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0			
В	it/Field		Nam	ne	Ту	pe	Reset	Des	cription										
:	31:16		reser	ved	R	0	0x00	com	patibility	with futu	ure prod		value of	a reserv	t. To prov ved bit sh				
	15:8		SC	२	R/	W	0x0000	SSI Serial Clock Rate The value SCR is used to generate the transmit and receive bit rate of the SSI. The bit rate is:											
								whe	re CPSD	vsr i s a	n even v		n 2-254		med in tl	he			
	7		0.00				0			-		s a value	e from 0-	255.					
	7		SPI	7	R/	vv	0	SSI Serial Clock Phase This bit is only applicable to the Freescale SPI Format.											
			The SPH control bit selects the clock edg it to change state. It has the most impac either allowing or not allowing a clock tr capture edge.								dge that bact on th	act on the first bit transmitted b							
												•			c edge tra transitio				
	6		SPO	С	R/	W	0	SSI	Serial C	lock Pola	arity								
								This	bit is or	ly applic	able to t	he Frees	scale SP	I Format	t.				
								SSI	Clk pin.	lf spo is	s 1, a ste		e High v	alue is p	value on laced on				
	5:4		FR	F	R/	W	0x0			ormat S		- felleur							
												as follow	5.						
										e Forma		_							
										scale SF			с <i>і</i>	. –	- .				
								0x				nchrono	us Seria	I Frame	⊦ormat				
								0x	2 MICF	ROWIRE	Frame	Format							

Bit/Field	Name	Туре	Reset	Description
3:0	DSS	R/W	0x00	SSI Data Size Select The DSS values are defined as follows:
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data

Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1	1		1	т т	rese	erved		1	1		1	1	1
/pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[[1	1	r	r	erved	-	1	-	1	1	SOD	MS	SSE	LBM
/pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:4		reser	ved	R	0	0x00	con	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
								sys slav the cou con The		s possibl system put line. togethe o that th ues are ription can drive	e for the while en In such s er. To ope e SSI sla defined a	SSI mas suring th systems, erate in s ave does	ster to br at only o the TXD such a sy not driv s:	oadcast ne slave lines froi vstem, th e the ss Dutput m	a messa drives d m multipl e SOD bi ITx pin.	ige to ata or e slav t can
	2		MS	3	R/	w	0	This SSI The		cts Mast ed (SSE es are de ription ce config	er or Sla =0). efined as	s follows: a maste	:	n be moo	dified on	ly whe

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable Setting this bit enables SSI operation. The SSE values are defined as follows: Value Description 0 SSI operation disabled.
				 SSI operation enabled. Note: This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode Setting this bit enables Loopback Test mode. The LBM values are defined as follows: Value Description

- 0 Normal serial port operation enabled.
- 1 Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

Important: This register is read-sensitive. See the register description for details.

SSIDR is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

SSI Data (SSIDR) SSI0 base: 0x4000.8000 Offset 0x008

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			1		rese	rved		•	1			1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1	ſ	r	1	1 1	DA	I I ATA		1	1	r 1	ſ	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:16 reserved			ved	R	0	0x0000	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	15:0	15:0 DATA R/W 0x0000							Receive	/Transm	it Data					
								ad opera		ds the re	eceive FI	FO. A w	rite oper	ation wr	tes the	

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

Register 4: SSI Status (SSISR), offset 0x00C

SSISR is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

SSI0 Offse	base: 0x et 0x00C	(SSISF 4000.800	0																
Туре	RO, rese	et 0x0000. 30	.0003 29	28	27	26	25	24	23	22	21	20	19	18	17	16			
[1	1	1			1 1		T erved	1	1	1	1	1	1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ſ		1	1	1		reserved	і і		ı	1	1	BSY	RFF	RNE	TNF	TFE			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	R0 1			
B	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription										
	31:5		reser	ved	R	0	0x00	com	npatibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv					
	4		BS'	Y	R	0	0	SSI Busy Bit The BSY values are defined as follows:											
								Val C 1	SSI i	s idle.		mitting a empty.	nd/or rec	eiving a	frame, c	or the			
	3		RFF			0	0	The	ue Desc) Rece	ues are o	defined a	as follow [:] ull.	s:						
	2		RN	E	R	0	0	 SSI Receive FIFO Not Empty The RNE values are defined as follows: Value Description 0 Receive FIFO is empty. 1 Receive FIFO is not empty. 											
	1		TN	F	R	0	1	The	ue Desc) Tran	ues are o	defined : O is full.		s:						

Bit/Field	Name	Туре	Reset	Description
0	TFE	R0	1	SSI Transmit FIFO Empty The TFE values are defined as follows:
				Value Description
				0 Transmit FIFO is not empty.

1 Transmit FIFO is empty.

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

Offse	et 0x010	4000.800 et 0x0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1	1	r r		1 1	rese	rved	1	I	ï		ſ	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		, ,			I		CPSI	DVSR		1	
Туре	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ıe	Тур	e	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	patibility	ould not with futu cross a r	ure produ	ucts, the	value of	a reserv	•	
	7:0		CPSD	VSR	R/\	N	0x00	SSI	Clock P	rescale [Divisor					
										ustbea ssiclk						on the

SSI Clock Prescale (SSICPSR)

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

base: 0x4 et 0x014	4000.800	00)												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1					rese	rved		1	1		1	1	'
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0				0	0	0				0	0
15	14	13	12	11	10	9	8	7	6	5	4	1	r	1	0
_								I							RORIM
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
31:4		reserv	ved	R	0	0x00	com	patibility	with fut	ure produ	ucts, the	value of	a reserv		
3		TXI	N	R/	W	0				•		WS:			
							0	TX F	IFO half						
2		RXI	М	R/	W	0	SSI	Receive	FIFO In	terrupt N	lask				
-		1011				C C				•		ws:			
							Val	ue Desc	ription						
							0	RX F	IFO half	-full or m	nore con	dition int	errupt is	masked	l.
							1	RX F	IFO half	-full or m	nore con	dition int	errupt is	not mas	sked.
1		RTI	М	R/	W	0	SSI	Receive	Time-O	ut Interru	upt Mask	í.			
							Val	ue Desc	ription						
							0	RX F	IFO time	e-out inte	errupt is	masked.			
							1	RX F	IFO time	e-out inte	errupt is	not masl	ked.		
	base: 0x4 t 0x014 R/W, resu 31 RO 0 15 RO 0 31:4 3 3 2	base: 0x4000.800 t 0x014 R/W, reset 0x000 31 30 RO RO 0 0 15 14 RO RO 0 0 Bit/Field 31:4 3	base: 0x4000.8000 t 0x014 R/W, reset 0x0000.0000 31 30 29 RO RO RO 0 0 0 15 14 13 RO RO RO 0 0 0 31:4 reserved 3 TXII 2 RXII	at 0x014 RW, reset 0x0000.0000 31 30 29 28 RO RO RO RO 15 14 13 12 RO RO RO RO 0 0 0 0 15 14 13 12 RO RO RO RO 0 0 0 0 31:4 reserved 3 TXIM 2 RXIM	base: 0x4000.8000 t 0x014 R/W, reset 0x0000.0000 31 30 29 28 27 RO RO RO RO RO RO 0 0 0 0 0 15 14 13 12 11 RO RO RO RO RO 0 0 0 0 0 8it/Field Name Ty 31:4 reserved R 3 TXIM R/	base: 0x4000.8000 t 0x014 R/W, reset 0x0000.0000 31 30 29 28 27 26 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 Freshold RO RO RO RO RO 0 0 0 0 0 0 0 8it/Field Name Type 31:4 reserved RO 3 TXIM R/W	base: 0x4000.8000 t 0x014 RWV, reset 0x0000.0000 31 30 29 28 27 26 25 RO RO RO RO RO RO RO O 15 14 13 12 11 10 9 RO RO RO RO RO RO RO O 15 14 13 12 11 10 9 RO RO RO RO RO RO O 15 14 13 12 11 0 9 RO RO RO RO RO RO O 15 14 13 12 11 0 9 RESERVED 15 14 13 12 11 0 9 RO RO RO RO RO O 15 14 13 12 11 0 9 RESERVED 15 14 13 12 11 0 9 RO RO RO RO RO O 15 14 13 12 11 0 9 RESERVED 15 14 13 12 11 0 9 RO RO RO RO RO RO O 15 14 13 12 11 0 9 RO RO RO RO RO O 15 14 13 12 11 0 9 RO RO RO RO RO O 15 14 13 12 11 0 9 RESERVED 16 RO RO RO RO O 17 10 0 0 0 0 0 0 0 17 10 0 0 18 RO RO RO RO RO RO RO RO 18 RO RO RO RO RO RO RO 19 10 0 0 0 0 0 0 0 19 10 0 0 0 0 0 0 10 0 0 0 0 0 0 10 0 0 0 0 10 0 0 0 0 10 0	base: 0x4000.8000 t 0x014 RW, reset 0x0000.0000 31 30 29 28 27 26 25 24 reset RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 reserved RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 8it/Field Name Type Reset Des 31:4 reserved RO 0x00 Soft com pres 3 TXIM R/W 0 SSI The Value 1 RTIM R/W 0 SSI 1 RTIM R/W	base: 0x4000.8000 t 0x014 RW, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 reserved RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 reserved RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Type Reset Description 31:4 reserved RO 0x00 Software sho compatibility preserved at 3 TXIM R/W 0 SSI Transmi The TXIM va Value Desc 0 TX F 1 RTIM R/W 0 SSI Receive The RXIM va Value Desc 0 RX F 1 RTIM R/W 0 SSI Receive The RXIM va Value Desc 0 RX F 1 RTIM R/W 0 SSI Receive The RXIM va Value Desc 0 RX F 1 RTIM R/W 0 SSI Receive The RXIM va Value Desc 0 RX F 1 RTIM R/W 0 SSI Receive The RXIM va Value Desc 0 RX F 1 RTIM R/W 0 SSI Receive The RXIM va Value Desc 0 RX F	base: 0x4000.8000 t 0x014 RW, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 reserved RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 0 0 8it/Field Name Type Reset Description 31:4 reserved RO 0x00 Software should not compatibility with fut preserved across a r 3 TXIM R/W 0 SSI Transmit FIFO In The TXIM values are Value Description 2 RXIM R/W 0 SSI Receive FIFO In The RXIM values are Value Description 0 RX FIFO half 1 RTIM R/W 0 SSI Receive Time-O The RXIM values are Value Description 0 RX FIFO half 1 RTIM R/W 0 SSI Receive Time-O The RXIM values are Value Description 0 RX FIFO half 1 RTIM R/W 0 SSI Receive Time-O The RXIM values are Value Description 0 RX FIFO half	base: 0x4000.8000 0x000 31 30 29 28 27 26 25 24 23 22 21 RO RO	Dase: Correction Correction </td <td>base: tox000.8000 tox014 TW, reserved 0000.0000 1 30 29 28 27 28 25 24 23 22 21 20 19 reserved RO RO R</td> <td>Base: 0x4000.8000 two1id RW, reset 0x0000.0000 29 28 27 26 25 24 23 22 21 20 19 18 RO RO</td> <td>14 30 29 28 27 26 25 24 23 22 21 20 19 18 17 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 16 16 16 17 12 11 10 9 8 7 6 5 4 3 2 1 16 16 17 16 16 17 12 11 17 17 17 17 17 16 17 16 17 17 16</td>	base: tox000.8000 tox014 TW, reserved 0000.0000 1 30 29 28 27 28 25 24 23 22 21 20 19 reserved RO RO R	Base: 0x4000.8000 two1id RW, reset 0x0000.0000 29 28 27 26 25 24 23 22 21 20 19 18 RO RO	14 30 29 28 27 26 25 24 23 22 21 20 19 18 17 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 16 16 16 17 12 11 10 9 8 7 6 5 4 3 2 1 16 16 17 16 16 17 12 11 17 17 17 17 17 16 17 16 17 17 16

0 RX FIFO overrun interrupt is masked. RX FIFO overrun interrupt is not masked.

Bit/Field	Name	Туре	Reset	Description
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask The RORIM values are defined as follows:
				Value Description

1

SSI Raw Interrupt Status (SSIRIS)

Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

Offse	base: 0x t 0x018 RO, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[I	T	r	, , , , , , , , , , , , , , , , , , ,		1 1		1		r	1	1		1	
Туре	RO 0	RO	RO												RO	RO
Reset	0	0	0	0	U	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	I	, ,	res	erved				I	1	TXRIS	RXRIS	RTRIS	RORRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	U	0	0	0	0	0	0	0	1	0	0	0
B	Bit/Field 31:4						Reset 0x00	Soft corr	tware sho patibility	with fut	ure produ	ucts, the	value of	a reserv	•	
	3		TXR	29 28 27 26 25 24 23 22 21 20 19 18 reserved RO 13 12 11 10 9 8 7 6 5 4 3 2 reserved TXRIS RXRIS R RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 1 0									when se	t.		
	2		RXR	IS	R	С	0					•		nore, whe	en set.	
	1		RTR	IS	R	С	0					•		ed, when	set.	
	0		RORI	RIS	R	C	0		Receive cates that			•		d, when	set.	

July 14, 2014

Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The SSIMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt Status (SSIMIS)

SSI0 base: 0x4000.8000 Offset 0x01C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	T	1	1			rese	rved			r	1			1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	I	rese	rved	1	I				TXMIS	RXMIS	RTMIS	RORMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TXMIS	RO	0	SSI Transmit FIFO Masked Interrupt Status Indicates that the transmit FIFO is half empty or less, when set.
2	RXMIS	RO	0	SSI Receive FIFO Masked Interrupt Status Indicates that the receive FIFO is half full or more, when set.
1	RTMIS	RO	0	SSI Receive Time-Out Masked Interrupt Status Indicates that the receive time-out has occurred, when set.
0	RORMIS	RO	0	SSI Receive Overrun Masked Interrupt Status Indicates that the receive FIFO has overflowed, when set.

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI	Interrup	ot Clear	(SSIIC	R)												
Offse	base: 0x4 t 0x020 W1C, res															
21	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ĺ		I	Î	1	Î	1 1	rese	erved		I				1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Î		Ì	r	1	ſ	reser	ved	1		r	Ì		I	RTIC	RORIC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0
Bit/Field Name Type Reset Description 31:2 reserved RO 0x00 Software should not rely of the second																
	31:2		reser	ved	R	0	0x00	com		with fut	ure produ	ucts, the	value of	a reserv		vide hould be
	1		RTI	с	W	1C	0	SSI	Receive	Time-O	ut Interru	upt Clear				
								The	RTIC Va	alues are	e defined	as follow	WS:			
								Val	ue Desc	ription						
								0	No e	ffect on i	nterrupt.					
								1	Clea	rs interru	ıpt.					
	0		ROR		W	10.	0	SSI	Receive	Overrur	Interrur	ot Clear				
	Ū						Ū		RORIC				ows:			
								Val	ue Desc	ription						
								0	No e	ffect on i	nterrupt.					
								1	Clea	rs interru	ıpt.					

Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		1		rese	rved	1	•			1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
110001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	r	1	r	erved	r				r	1	PI	D4	r	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field Name Type Rese							Des	cription							
	31:8		reser	ved	R	0	0x00	com	ware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	vide nould be
	7:0		PID	4	R	0	0x00		Peripher be used		•	-	ne prese	nce of th	is periph	ieral.

Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	1	1		1		rese	erved		1		1	•	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	erved	1	1 1	[1	I Pl	D5	1	1	· _]
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	5	R	0	0x00		Peripher		•	-	ne prese	nce of th	is periph	ieral.

Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•					rese	rved			•		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	rese	rved						•	PI	D6	•	•	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ıe	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide nould be
	7:0		PID	6	R	0	0x00		Periphe be used			3:16] dentify th	ne prese	nce of th	is peripł	neral.

Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
I			1		1		1 1		1		1			1	1	
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I	15	14	1.5	12	<u> </u>	10		0	, I	0		+	5		r '	<u> </u>
				rese	erved							PI	D7			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ıe	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	7:0		PID	7	R	0	0x00		Periphe be used		•	1:24] dentify th	ie prese	nce of th	is peripł	neral.

Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1			I		rved		1	•			I			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset															0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved										1	PI	D0	•	1	'	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	
E	Bit/Field		Name			Type Reset [Description								
31:8			reserv	R	RO 0			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
7:0			PID0 RO		0	0x22		•	Peripheral ID Register[7:0] be used by software to identify the presence of this peripheral.								

Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	reserved										1	PI	D1		I	'			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
D	8it/Field		Nam		Ту	20	Reset	Doc	cription										
D			Indii	IC	i y	þe	Resei	Des	cription										
	31:8		reserv	R	0	0x00	com	Itware should not rely on the value of a reserved bit. To provide npatibility with future products, the value of a reserved bit should be served across a read-modify-write operation.											
	7:0	PID1		RO		0x00	SSI	SSI Peripheral ID Register [15:8]											
								Can	Can be used by software to identify the presence of this peripheral.										

Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	1			1		rese	erved		1	1		1		1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		r	1	rese	erved	1	1 1			ſ	1	I Pl	D2	1	I	r			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0			
-	Bit/Field		Nam		TV	20	Reset	Doc	cription										
			Indii	Name Type			Reset	Des	cription										
	31:8		reserv	R	0	0x00	com	oftware should not rely on the value of a reserved bit. To provide ompatibility with future products, the value of a reserved bit should be reserved across a read-modify-write operation.											
	7:0	PID2			RO		0x18	SSI Peripheral ID Register [23:16]											
								Can	Can be used by software to identify the presence of this peripheral.										

Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
										reserved									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	reserved										1	PI	D3		I	'			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1			
	Bit/Field		Nam		τ.	20	Reset	Dee	cription										
	SIV FIEIU		Indii	le	Ту	þe	Resei	Des	cription										
	31:8		reserv	R	0	0x00	com	ftware should not rely on the value of a reserved bit. To provide mpatibility with future products, the value of a reserved bit should be served across a read-modify-write operation.											
	7:0	PID3		RO		0x01	SSI	SSI Peripheral ID Register [31:24]											
								Can	n be used by software to identify the presence of this peripheral.										

Register 18: SSI PrimeCell Identification 0 (SSIPCelIID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1	rese	erved				1			1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
]	10		1		rved	10	,		, 				D0	-	· ·	<u> </u>
					L							0.	l.			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Nam	Name Type		Reset	Des	cription								
	31:8 reserved RO		0	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
	7:0		CID	0	R	0	0x0D		PrimeCe vides sof			-	eriphera	l identific	cation sy	stem.

Register 19: SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Neset															4	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved											CI	D1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field		Nam	e	Ту	pe	Reset	Des	cription							
	31:8		rocori	(od	R	0	0x00	Soft	wara ah	ould not	roly on t		of a roa	on and hit	To prov	ido
	51.0		reserv	leu	R	0	0,000		ware sho patibility						•	
									served ad		•	-				
	7.0					~	0.450	001				01				
	7:0		CID	1	R	0	0xF0		PrimeCe			-				
						Prov	ides sof	tware a	standard	cross-p	eriphera	l identific	ation sy	stem.		

Register 20: SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1	rese	rved					1		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved											CI	D2	•		'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Name Type		Reset	Des	cription									
	31:8 reserved RC		0	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shoul preserved across a read-modify-write operation.											
	7:0		CID	2	R	0	0x05		PrimeCe vides sof			-	eriphera	l identifio	ation sy	stem.

Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	•					rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15	14	1				1	0	, 			CI		2	· ·	<u> </u>
	reserved											CI	D3 L			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Name Type		Reset	Des	cription									
	31:8	31:8 reserved RO		0	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										
	7:0		CID	3	R	0	0xB1		PrimeCe vides sof			-	eriphera	l identific	ation sy	stem.

12 Inter-Integrated Circuit (I²C) Interface


The Inter-Integrated Circuit (I^2C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external I^2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I^2C bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S300 microcontroller includes one I^2C module, providing the ability to interact (both send and receive) with other I^2C devices on the bus.

The Stellaris[®] I²C interface has the following features:

- Devices on the I²C bus can be designated as either a master or a slave
 - Supports both sending and receiving data as either a master or a slave
 - Supports simultaneous master and slave operation
- Four I²C modes
 - Master transmit
 - Master receive
 - Slave transmit
 - Slave receive
- Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
- Master and slave interrupt generation
 - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
 - Slave generates interrupts when data has been sent or requested by a master
- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

12.1 Block Diagram

Figure 12-1. I²C Block Diagram



12.2 Signal Description

Table 12-1 on page 402 lists the external signals of the I²C interface and describes the function of each. The I²C interface signals are alternate functions for some GPIO signals and default to be GPIO signals at reset., with the exception of the I2C0SCL and I2CSDA pins which default to the I²C function. The column in the table below titled "Pin Assignment" lists the possible GPIO pin placements for the I²C signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 241) should be set to choose the I²C function. Note that the I²C pins should be set to open drain using the **GPIO Open Drain Select (GPIOODR)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 223.

Table 12-1.	I2C Signals	(48QFP)
-------------	-------------	---------


Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
I2CSCL	33	I/O	OD	I ² C clock.
I 2CSDA	34	I/O	OD	I ² C data.


a. The TTL designation indicates the pin has TTL-compatible voltage levels.

12.3 Functional Description

I²C module is comprised of both master and slave functions which are implemented as separate peripherals. For proper operation, the SDA and SCL pins must be connected to bi-directional open-drain pads. A typical I²C bus configuration is shown in Figure 12-2 on page 403.

See "Inter-Integrated Circuit (I²C) Interface" on page 469 for I²C timing diagrams.






12.3.1 I²C Bus Functional Overview

The I²C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are High.

Every transaction on the I²C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 403) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

12.3.1.1 START and STOP Conditions


The protocol of the I²C bus defines two states to begin and end a transaction: START and STOP. A High-to-Low transition on the SDA line while the SCL is High is defined as a START condition, and a Low-to-High transition on the SDA line while SCL is High is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 12-3 on page 403.






12.3.1.2 Data Format with 7-Bit Address

Data transfers follow the format shown in Figure 12-4 on page 404. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit (\mathbb{R}/S bit in the **I2CMSA** register). A zero indicates a transmit operation (send), and a one indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within a single transfer.



The first seven bits of the first byte make up the slave address (see Figure 12-5 on page 404). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) data to the selected slave, and a one in this position means that the master will receive data from the slave.

Figure 12-5. R/S Bit in First Byte




12.3.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is Low (see Figure 12-6 on page 404).

Figure 12-6. Data Validity During Bit Transfer on the I²C Bus

Figure 12-4. Complete Data Transfer with a 7-Bit Address



12.3.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data sent out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 404.

When a slave receiver does not acknowledge the slave address, SDA must be left High by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Since the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

12.3.1.5 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an

arbitration scheme takes place on the SDA line, while SCL is High. During arbitration, the first of the competing master devices to place a '1' (High) on SDA while another master transmits a '0' (Low) will switch off its data output stage and retire until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

12.3.2 Available Speed Modes

The I²C clock rate is determined by the parameters: CLK_PRD, TIMER_PRD, SCL_LP, and SCL_HP.

where:

CLK_PRD is the system clock period

SCL_LP is the low phase of SCL (fixed at 6)

SCL_HP is the high phase of SCL (fixed at 4)

TIMER_PRD is the programmed value in the I²C Master Timer Period (I2CMTPR) register (see page 422).

The I²C clock period is calculated as follows:

```
SCL_PERIOD = 2*(1 + TIMER_PRD)*(SCL_LP + SCL_HP)*CLK_PRD
```

For example:

```
CLK_PRD = 50 ns
TIMER_PRD = 2
SCL_LP=6
SCL_HP=4
```

yields a SCL frequency of:

1/T = 333 Khz

Table 12-2 on page 405 gives examples of timer period, system clock, and speed mode (Standard or Fast).

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 MHz	0x01	100 Kbps	-	-
6 MHz	0x02	100 Kbps	-	-
12.5 MHz	0x06	89 Kbps	0x01	312 Kbps
16.7 MHz	0x08	93 Kbps	0x02	278 Kbps
20 MHz	0x09	100 Kbps	0x02	333 Kbps
25 MHz	0x0C	96.2 Kbps	0x03	312 Kbps

Table 12-2. Examples of I²C Master Timer Period versus Speed Mode

12.3.3 Interrupts

The I²C can generate interrupts when the following conditions are observed:

Master transaction completed

- Master arbitration lost
- Master transaction error
- Slave transaction received
- Slave transaction requested

There is a separate interrupt signal for the I^2C master and I^2C slave modules. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

12.3.3.1 I²C Master Interrupts

The I²C master module generates an interrupt when a transaction completes (either transmit or receive), when arbitration is lost, or when an error occurs during a transaction. To enable the I²C master interrupt, software must set the IM bit in the I²C Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR and ARBLST bits in the I²C Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction and to ensure that arbitration has not been lost. An error condition is asserted if the last transaction wasn't acknowledged by the slave. If an error is not detected and the master has not lost arbitration, the application can proceed with the transfer. The interrupt is cleared by writing a 1 to the IC bit in the I²C Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Master Raw Interrupt Status (I2CMRIS) register.

12.3.3.2 I²C Slave Interrupts

The slave module can generate an interrupt when data has been received or requested. This interrupt is enabled by writing a 1 to the DATAIM bit in the I²C Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the I²C Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I²C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by writing a 1 to the DATAIC bit in the I²C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Slave Raw Interrupt Status (I2CSRIS) register.

12.3.4 Loopback Operation

The I^2C modules can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LPBK bit in the I^2C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.

12.3.5 Command Sequence Flow Charts

This section details the steps required to perform the various I²C transfer types in both master and slave mode.

12.3.5.1 I²C Master Command Sequences

The figures that follow show the command sequences available for the I²C master.

Figure 12-7. Master Single SEND




Figure 12-8. Master Single RECEIVE




Figure 12-9. Master Burst SEND





Figure 12-10. Master Burst RECEIVE






Figure 12-11. Master Burst RECEIVE after Burst SEND





Figure 12-12. Master Burst SEND after Burst RECEIVE

12.3.5.2 I²C Slave Command Sequences

Figure 12-13 on page 413 presents the command sequence available for the I²C slave.





12.4 Initialization and Configuration

The following example shows how to configure the I^2C module to send a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I²C clock by writing a value of 0x0000.1000 to the **RCGC1** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the RCGC2 register in the System Control module.
- **3.** In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- 4. Initialize the I²C Master by writing the I2CMCR register with a value of 0x0000.0020.
- 5. Set the desired SCL clock speed of 100 Kbps by writing the I2CMTPR register with the correct value. The value written to the I2CMTPR register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

TPR = (System Clock / (2 * (SCL_LP + SCL_HP) * SCL_CLK)) - 1; TPR = (20MHz / (2 * (6 + 4) * 100000)) - 1; TPR = 9

Write the I2CMTPR register with the value of 0x0000.0009.

- 6. Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- 7. Place data (byte) to be sent in the data register by writing the **I2CMDR** register with the desired data.
- Initiate a single byte send of the data from Master to Slave by writing the I2CMCS register with a value of 0x0000.0007 (STOP, START, RUN).
- 9. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.

12.5 Register Map

Table 12-3 on page 414 lists the I^2C registers. All addresses given are relative to the I^2C base addresses for the master and slave:

I²C 0: 0x4002.0000

Note that the I^2C module clock must be enabled before the registers can be programmed (see page 190). There must be a delay of 3 system clocks after the I^2C module clock is enabled before any I^2C module registers are accessed.

The hw_i2c.h file in the StellarisWare[®] Driver Library uses a base address of 0x800 for the I²C slave registers. Be aware when using registers with offsets between 0x800 and 0x818 that StellarisWare uses an offset between 0x000 and 0x018 with the slave base address.

 Table 12-3. Inter-Integrated Circuit (I²C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
I ² C Maste	r				,
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	416
0x004	I2CMCS	R/W	0x0000.0000	I2C Master Control/Status	417
0x008	I2CMDR	R/W	0x0000.0000	I2C Master Data	421
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	422
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	423
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	424
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	425
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	426
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	427

Offset	Name	Туре	Reset	Description	See page
I ² C Slave					
0x800	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	429
0x804	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	430
0x808	I2CSDR	R/W	0x0000.0000	I2C Slave Data	432
0x80C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	433
0x810	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	434
0x814	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	435
0x818	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	436

Table 12-3. Inter-Integrated Circuit (I²C) Interface Register Map (continued)

12.6 Register Descriptions (I²C Master)

The remainder of this section lists and describes the I²C master registers, in numerical order by address offset. See also "Register Descriptions (I²C Slave)" on page 428.

Register 1: I²C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).

I2C Master Slave Address (I	2CMSA)
-----------------------------	--------

I2C 0 base: 0x4002.0000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved					r		SA		r	r	R/S
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:1	SA	R/W	0	I ² C Slave Address This field specifies bits A6 through A0 of the slave address.
0	R/S	R/W	0	Receive/Send The R/S bit specifies if the next operation is a Receive (High) or Send (Low).

Value Description

- Send. 0
- Receive. 1

Register 2: I²C Master Control/Status (I2CMCS), offset 0x004

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I²C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits. The START bit causes the generation of the START, or REPEATED START condition.

The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the I^2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I2CMDR register. When the I^2C module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the I^2C bus controller to send an acknowledge automatically after each byte. This bit must be reset when the I^2C bus controller requires no further data to be sent from the slave transmitter.

Reads

I2C Master Control/Status (I2CMCS)

I2C 0 base: 0x4002.0000

Offset 0x004 Type RO, reset 0x0000.0000

	,																			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
]		1	I	1	r r		1 1	rese	rved	ı ı		1	1		1					
l					L															
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
Resei	0	0	0	0	0	0	U	U	0	U	0	0	0	U	0	0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		1	1		reserved		1 1			BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
E	it/Field		Nam	ne	Тур	be	Reset	Des	Description											
	31:7		reserv	ved	R	า	0x00	Soft	ware sh	ould not r	he value	of a res	erved hit		vide					
	01.7		10001	vcu			0,00			with futu					•					
									• •	cross a re	•	,								
	6		BUSE	SY	R	C	0	Bus	Busy											
								This	bit spe	cifies the	state of	the I ² C	bus. If se	et, the bu	is is busy	/;				
										he bus is										
									P cond				0							
	5		IDL	E	R	C	0	I ² C I	dle											
								This	This bit specifies the I ² C controller state. If set, the controller is idle;											
								otherwise the controller is not idle.												
	4		ARBL	.ST	R	C	0	Arbit	tration L	ost										
								This	bit spe	cifies the	result o	f bus arb	itration.	If set, the	e control	er lost				
								arbit	ration; o	otherwise,	the co	ntroller w	von arbiti	ration.						

Bit/Field	Name	Туре	Reset	Description
3	DATACK	RO	0	Acknowledge Data This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged.
2	ADRACK	RO	0	Acknowledge Address This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged.
1	ERROR	RO	0	Error This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged or the transmit data not being acknowledged.
0	BUSY	RO	0	I ² C Busy This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status bits are not valid.

Writes

I2C Master Control/Status (I2CMCS)

I2C 0 base: 0x4002.0000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1	1			ſ	rese	rved							
Type Reset	WO 0															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	1		rese	rved	1			r		ACK	STOP	START	RUN
Type Reset	WO 0															

Bit/Field	Name	Туре	Reset	Description
31:4	reserved	WO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	ACK	WO	0	Data Acknowledge Enable
				When set, causes received data byte to be acknowledged automatically by the master. See field decoding in Table 12-4 on page 419.
2	STOP	WO	0	Generate STOP
				When set, causes the generation of the STOP condition. See field decoding in Table 12-4 on page 419.
1	START	WO	0	Generate START
				When set, causes the generation of a START or repeated START condition. See field decoding in Table 12-4 on page 419.

Bit/Field	Name	Туре	Reset	Description
0	RUN	WO	0	I ² C Master Enable
				When set, allows the master to send or receive data. See field decoding in Table 12-4 on page 419.

Table 12-4. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)

Current	I2CMSA[0]		I2CMC	S[3:0]		Description					
State	R/S	ACK	STOP	START	RUN	Description					
	0	X ^a	0	1	1	START condition followed by SEND (master goes to the Master Transmit state).					
	0	Х	1	1	1	START condition followed by a SEND and STOP condition (master remains in Idle state).					
	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).					
Idle	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).					
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).					
	1	1	1	1	1	Illegal.					
	All other co	ombination	s not listed	are non-op	perations.	NOP.					
	х	Х	0	0	1	SEND operation (master remains in Master Transmit state).					
	Х	Х	1	0	0	STOP condition (master goes to Idle state).					
	Х	Х	1	0	1	SEND followed by STOP condition (master goes to Idle state).					
	0	Х	0	1	1	Repeated START condition followed by a SEND (master remains in Master Transmit state).					
Master	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).					
Transmit	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).					
	1	0	1	1	1	Repeated START condition followed by a SEND and STOP condition (master goes to Idle state).					
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).					
	1	1	1	1	1	Illegal.					
	All other co	ombination	s not listed	are non-op	perations.						

Current	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	
	Х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state). ^b
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).
	Х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).
	Х	1	1	0	1	Illegal.
Master Receive	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).
	0	Х	0	1	1	Repeated START condition followed by SEND (master goes to Master Transmit state).
	0	х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	All other co	ombinations	s not listed	are non-op	erations.	NOP.

Table 12-4. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3) (continued)

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

Register 3: I²C Master Data (I2CMDR), offset 0x008

Important: This register is read-sensitive. See the register description for details.

This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.

120	master	Data (.)												
Offse	base: 0x t 0x008 R/W, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I	r	1 1		l l		r r	rese	rved	I	1	1	1 1		I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1 1	rese	rved		т т			I		D/	ATA		I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	lit/Field		Nam	e	Ту	be	Reset	Des	cription							
	31:8		reserv	ved	RO		0x00	com	patibility	with futu	ure prod	ucts, the	of a reso value of operatio	a reserv	•	vide nould be
	7:0		DAT	A	R/	N	0x00		a Transfe a transfe	erred rred duri	ng trans	action.				

I2C Master Data (I2CMDR)

Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

Caution – Take care not to set bit 7 when accessing this register as unpredictable behavior can occur.

I2C Master Timer Period (I2CMTPR)

I2C 0 base: 0x4002.0000 Offset 0x00C Type R/W, reset 0x0000.0001

_	31 30 29 28					26	25	24	23	22	21	20	19	18	17	16
								rese	erved		1	1	1	I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		reserved				1		I	1	TPR	I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В	Bit/Field Name			ie	Ту	ре	Reset	Des	cription							
			reserv	ved	R	0	0x00	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	6:0 TPR			र	R/	W	0x1		- Clock F s field spe		ne perioc	I of the S	CL clock	κ.		
							SCL	_PRD =	2*(1	+ TPR)	* (SCL_I	LP + SC	CL_HP)*	CLK_PF	D	

where:

 SCL_PRD is the SCL line period (I²C clock).

TPR is the Timer Period register value (range of 1 to 127).

 SCL_LP is the SCL Low period (fixed at 6).

SCL_HP is the SCL High period (fixed at 4).

Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.

	31	30	00.0000 29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	01	1	1	1	1	20	1 1				1	1		10	1 <u></u>	1
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	T	ſ	1		1 1	reserved	r 1	ſ	1	1		ſ	r	IM
Гуре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Na	me	Ту	be	Reset	Des	cription							
	31:1		rese	rved	R	С	0x00	com	patibility	with fut	ure prod	the value lucts, the dify-write	value of	a reserv	•	
	0		IN	И	R/	W	0	This	rupt Ma bit cont rupt. If s	rols whe		aw interru				

otherwise, the interrupt is masked.

I2C Master Interrupt Mask (I2CMIMR)

Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

I2C Master Raw Interrupt Status	(I2CMRIS)
---------------------------------	-----------

I2C 0 base: 0x4002.0000 Offset 0x014 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			1	rese	rved			1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			T	1			I I	reserved				1			I	RIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Name Type						Reset	Des	cription							
	31:1 reserved			R	C	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•		
	0 RIS R				RO 0			Raw Interrupt Status								
								bit spec ter block								

not pending.

July 14, 2014

Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

I2C Master Masked Interrupt S	Status	(I2CMMIS)	1
-------------------------------	--------	-----------	---

I2C 0 base: 0x4002.0000 Offset 0x018 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	I				rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	1				reserved	1 I							MIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:1		reserv	ved	R	0	0x00	com	patibility	with fut	ure produ	he value ucts, the dify-write	value of	a reserv	•	
	0		MIS	5	R	0	0	Mas	ked Inte	rrupt Sta	itus					
												rupt state	`	0,		

block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

I2C Master Interrupt Clear (I2CMICR)

Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.

Offse	base: 0x t 0x01C WO, rese			(–	- ,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	i	1 1 1		1 1	rese	rved	r	r	1	r		1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[ì	1	r	1 1 1		1 I	reserved	1	ı	r	1	r 1	l	1	IC	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	it/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	31:1		reserv	ved	RO 0x00			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	0		IC		W	0	0	This		rols the o	•	of the rav					

read of this register returns no meaningful data.

July 14, 2014

Register 9: I²C Master Configuration (I2CMCR), offset 0x020

I2C Master Configuration (I2CMCR)

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

I2C 0 Offse	base: 0x t 0x020 R/W, res	4002.00		(1201010	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
[I	1	I	i	1	1 1	rese	rved	1	ï	1	r	r r		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	1	rese	rved	1 1				SFE	MFE		reserved		LPBK	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	31:6 reserved				R	0	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shoul preserved across a read-modify-write operation.									
	5		SFI	E	R/	W	0	This	•	ifies who	ether the			perate in mode is o			
	4		MF	E	R/	W	0	I ² C	Master F	unction	Enable						
								set,		node is	enabled;	; otherwi	, ,	perate in er mode i			
	3:1		reserv	ved	R	0	0x00	com	patibility	with fut	ure prod	ucts, the	value of	erved bit. f a reserve on.			
	0		LPB	ĸ	R/	W	0	preserved across a read-r I ² C Loopback This bit specifies whether Loopback mode. If set, the configuration; otherwise, t				evice is p	out in a t	est mode	loopba		

12.7 Register Descriptions (I²C Slave)

The remainder of this section lists and describes the I^2C slave registers, in numerical order by address offset. See also "Register Descriptions (I^2C Master)" on page 415.

Register 10: I²C Slave Own Address (I2CSOAR), offset 0x800

This register consists of seven address bits that identify the Stellaris I^2C device on the I^2C bus.

Offse	base: 0x t 0x800 R/W, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	1	1 1		, , , , , , , , , , , , , , , , , , ,		1 I	rese	rved	I	r	I	,	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		l	1	l	reserved		1 1		1		1	1	OAR		1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Туј	ре	Reset	Des	cription							
	31:7		reserv	ved	RO		0x00	com	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved by preserved across a read-modify-write operation.						•	
	6:0		OAR		R/	W	0x00		Slave Ov s field sp			rough A0) of the s	lave ado	Iress.	

Register 11: I²C Slave Control/Status (I2CSCSR), offset 0x804

This register accesses one control bit when written, and three status bits when read.

The read-only Status register consists of three bits: the FBR, RREQ, and TREQ bits. The First Byte Received (FBR) bit is set only after the Stellaris device detects its own slave address and receives the first data byte from the l²C master. The Receive Request (RREQ) bit indicates that the Stellaris l²C device has received a data byte from an l²C master. Read one data byte from the l²C Slave Data (I2CSDR) register to clear the RREQ bit. The Transmit Request (TREQ) bit indicates that the Stellaris l²C device is addressed as a Slave Transmitter. Write one data byte into the l²C Slave Data (I2CSDR) register to clear the TREQ bit.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris I^2C slave operation.

Reads

уре	RO, reset	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ľ		I				1 1	reser	ved	1				Ì	ĺ	1
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		I				reserved			1				FBR	TREQ	RREG
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	e	Ту	ре	Reset	Desc	cription							
	31:3 reserved			/ed	R	0	0x00	Software should not rely on the value of a reserved bit. To prov compatibility with future products, the value of a reserved bit sh preserved across a read-modify-write operation.								∕ide
								com	patibility		ure prod	ucts, the	value of	a reserv		
	2		FBF	र	R	0	0	comp prese	patibility erved a		ure prod	ucts, the	value of	a reserv		
	2		FBF	र	R	0		comp prese First Indic This	patibility erved a Byte Re ates tha bit is on	cross a r	ead-mod byte foll	ucts, the lify-write owing the RREQ bit i	value of operations e slave's s set, an	a reserv on. own ado d is auto	ved bit sh Iress is re	nould b eceive
	2		FBF	र	R	0		comp prese First Indic This	patibility erved a Byte Re ates tha bit is on n data h	cross a r eceived at the first ly valid w	byte foll hen the pread fro	ucts, the lify-write owing the RREQ bit i m the I2 0	value of operation e slave's s set, an CSDR re	a reserv on. own add d is auto egister.	ved bit sh Iress is ro matically	nould b eceived
	2		FBF		R			comp prese First Indic This wher Note	patibility erved a Byte Re ates tha bit is on n data h	cross a r eceived at the first ly valid w has been his bit is r	byte foll hen the pread fro	ucts, the lify-write owing the RREQ bit i m the I2 0	value of operation e slave's s set, an CSDR re	a reserv on. own add d is auto egister.	ved bit sh Iress is ro matically	nould b eceived
							0	comp prese First Indic This wher Note Tran: This trans trans been	patibility erved a Byte Re ates tha bit is on data h e: Th smit Re bit spec smit req smitter a	cross a r eceived at the first ly valid w has been his bit is l equest cifies the uests. If and uses to the 12	byte foll hen the p read fro not used state of set, the p clock sti	Lots, the lify-write owing the RREQ bit i m the I20 for slave the I ² C s 2 C unit h retching t	value of operation e slave's s s set, an CSDR re transmo slave with as been to delay	own add d is auto egister. it operat h regard a address the mas	red bit sh dress is re matically ions. s to outs sed as a ter until c	eceive cleare tandin slave data ha

Writes

I2C Slave Control/Status (I2CSCSR)

I2C 0 base: 0x4002.0000 Offset 0x804 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1	1	1		ſ	rese	rved		r			1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		l	1	1				reserved	1 I		l		l	I	1	DA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	WO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
							_	_								

Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	DA	WO	0	Device Active

Value Description

- Disables the I²C slave operation. 0
- Enables the I²C slave operation. 1

Once this bit has been set, it should not be set again unless it has been cleared by writing a 0 or by a reset, otherwise transfer failures may occur.

Register 12: I²C Slave Data (I2CSDR), offset 0x808

Important: This register is read-sensitive. See the register description for details.

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.

I2C 0 Offse	Slave E base: 0x t 0x808 R/W, res	4002.000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1 1		1		1 I	rese	rved			ſ	1	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			, , , , , , , , , , , , , , , , , , , ,	rese	rved		, ,					DA	I ATA	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ie	Ty	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	ucts, the	of a resolution of a resolutio	a reserv	•	
	7:0		DAT	A	R/	W	0x0	Data	a for Trar	nsfer						
									field cor ration.	ntains the	e data for	transfer	during a	slave re	ceive or	transmit

Register 13: I²C Slave Interrupt Mask (I2CSIMR), offset 0x80C

I2C Slave Interrupt Mask (I2CSIMR)

This register controls whether a raw interrupt is promoted to a controller interrupt.

Offse) base: 0x et 0x80C R/W, res															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ı	1	Î	1 1 1		1 1	rese	rved		1	1	1	I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	î	i		1 1	reserved			r	Î	1 1	Î	Í	DATAIM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	ne	Ту	ре	Reset	Des	cription							
	31:1		reserved		RO		0x00	com	Software should not rely on the value of a reserved bit. compatibility with future products, the value of a reserve preserved across a read-modify-write operation.					•		
	0		DATAIM		R/W		0	Data	Data Interrupt							
												raw inte	•			nd data

This bit controls whether the raw interrupt for data received and data requested is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

Register 14: I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x810

This register specifies whether an interrupt is pending.

	RO, rese	et 0x000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Ì	1	1	1	1	Î	rese	rved	I	1	1	r L	I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1	1	1	reserved	1	I	1	1	1	1	1	DATARIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Na	me	T	уре	Reset	Des	cription							
	31:1		rese	rved	F	२०	0x00	com	patibility	with fut	ure proc	the value lucts, the odify-write	value of	a reser	•	
	0		DATA	ARIS	F	ર૦	0	Data	a Raw In	terrupt S	Status					
												errupt sta of the I ²				

is pending; otherwise, an interrupt is not pending.

I2C Slave Raw Interrupt Status (I2CSRIS) I2C 0 base: 0x4002.0000 Offset 0x810

July 14, 2014

otherwise, an interrupt has not been generated since the bit was last

Register 15: I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x814

This register specifies whether an interrupt was signaled.

	t 0x814 RO, rese	t 0x0000	.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1	,		1 1	rese	rved						I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ſ	1	1	1		1 1	reserved			1	1		ſ	1	DATAMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
	Bit/Field Name		-	o Ty	o pe	0 Reset	0 Des	0 cription	0	0	0	0	0	0	0	
	Bit/Field Name 31:1 reserved			R	0	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	0 DATAMIS			R	0	0	Data	a Maskeo	d Interru	pt Status	3					
									•							equested signaled;

cleared.

I2C Slave Masked Interrupt Status (I2CSMIS)

I2C 0 base: 0x4002.0000

I2C Slave Interrupt Clear (I2CSICR)

Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x818

This register clears the raw interrupt. A read of this register returns no meaningful data.

Offse) base: 0x et 0x818 WO, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	Î	Î	, , , , , , , , , , , , , , , , , , ,		1 1	rese	erved		I	ſ	1	r	1	Ì
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	, , , , , , , , , , , , , , , , , , ,		1 1	reserved	1 I	I	r	I	1 1	1	1	DATAIC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	be	Reset	Des	cription							
	Bit/Field 31:1		reserved		RO 0x0		0x00	com	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	vide hould be
	0		DATA	AIC	W	0	0	This	a Interrup s bit contr a request	rols the o	•			•		

it has no effect on the DATARIS bit value.

July 14, 2014

13 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

Note: Not all comparators have the option to drive an output pin. See the Comparator Operating Mode tables in "Functional Description" on page 439 for more information.

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

The Stellaris[®] Analog Comparators module has the following features:

- Three independent integrated analog comparators
- Configurable for output to drive an output pin or generate an interrupt
- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of these voltages
 - An individual external reference voltage
 - A shared single external reference voltage
 - A shared internal reference voltage

13.1 Block Diagram




Figure 13-1. Analog Comparator Module Block Diagram

13.2 Signal Description

Table 13-1 on page 438 lists the external signals of the Analog Comparators and describes the function of each. The Analog Comparator output signals are alternate functions for some GPIO signals and default to be GPIO signals at reset. The column in the table below titled "Pin Assignment" lists the possible GPIO pin placements for the Analog Comparator signals. The AFSEL bit in the **GPIO Alternate Function Select (GPIOAFSEL)** register (page 241) should be set to choose the Analog Comparator function. The positive and negative input signals are configured by clearing the DEN bit in the **GPIO Digital Enable (GPIODEN)** register. For more information on configuring GPIOs, see "General-Purpose Input/Outputs (GPIOs)" on page 223.

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
C0+	42	I	Analog	Analog comparator 0 positive input.
C0-	44	I	Analog	Analog comparator 0 negative input.
COo	48	0	TTL	Analog comparator 0 output.

Table 13-1. Analog Comparators Signals (48QFP)

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
C1+	13	I	Analog	Analog comparator 1 positive input.
C1-	43	I	Analog	Analog comparator 1 negative input.
Clo	13	0	TTL	Analog comparator 1 output.
C2+	12	I	Analog	Analog comparator 2 positive input.
C2-	11	I	Analog	Analog comparator 2 negative input.
C2o	12	0	TTL	Analog comparator 2 output.

 Table 13-1. Analog Comparators Signals (48QFP) (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

13.3 Functional Description


Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

VIN- < VIN+, VOUT = 1 VIN- > VIN+, VOUT = 0

As shown in Figure 13-2 on page 439, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.

Figure 13-2. Structure of Comparator Unit



A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in the Comparator Operating Mode tables.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin.

Important: The ASRCP bits in the ACCTLn register must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in the Comparator Operating Mode tables.

Table 13-2. Comparator 0 Operating Modes

ACCTL0	Comparator 0													
ASRCP	VIN-	VIN+	Output	Interrupt										
00	C0-	C0+	C0o	yes										
01	C0-	C0+	C0o	yes										
10	C0-	Vref	C0o	yes										
11	C0-	reserved	C0o	yes										

Table 13-3. Comparator 1 Operating Modes

ACCTL1	Comparator 1													
ASRCP	VIN-	VIN+	Output	Interrupt										
00	C1-	C1+/C1o ^a	C1o/C1+	yes										
01	C1-	C0+	C1o/C1+	yes										
10	C1-	Vref	C1o/C1+	yes										
11	C1-	reserved	C1o/C1+	yes										

a. C1o and C1+ signals share a single pin and may only be used as one or the other.

Table 13-4. Comparator 2 Operating Modes

ACCTL2	Comparator 2			
ASRCP	VIN-	VIN+	Output	Interrupt
00	C2-	C2+/C2o ^a	C2o/C2+	yes
01	C2-	C0+	C2o/C2+	yes
10	C2-	Vref	C2o/C2+	yes
11	C2-	reserved	C2o/C2+	yes

a. C2o and C2+ signals share a single pin and may only be used as one or the other.

13.3.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 13-3 on page 441. This is controlled by a single configuration register (**ACREFCTL**). Table 13-5 on page 441 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.




Figure 13-3. Comparator Internal Reference Structure



ACREFCTL Reg	gister	- Output Reference Voltage Based on VREF Field Value
EN Bit Value	RNG Bit Value	- Output Reference voltage based on VREF Field value
EN=0	RNG=X	0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.
EN=1	RNG=0	Total resistance in ladder is 31 R. $V_{RBF} = AV_{DD} \times \frac{Rv_{RBF}}{Rr}$ $V_{RBF} = AV_{DD} \times \frac{(VREF + 8)}{31}$ $V_{RBF} = 0.85 + 0.106 \times VREF$ The range of internal reference in this mode is 0.85-2.448 V.
	RNG=1	Total resistance in ladder is 23 R. $V_{REF} = AV_{DD} \times \frac{R_{VREF}}{Rr}$ $V_{REF} = AV_{DD} \times \frac{VREF}{23}$ $V_{REF} = 0.143 \times VREF$ The range of internal reference for this mode is 0-2.152 V.

13.4 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with CO- as a GPIO input.
- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.

- **4.** Configure comparator 0 to use the internal voltage reference and to *not* invert the output by writing the **ACCTL0** register with the value of 0x0000.040C.
- 5. Delay for some time.
- 6. Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

13.5 Register Map

Table 13-6 on page 442 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

Note that the analog comparator module clock must be enabled before the registers can be programmed (see page 190). There must be a delay of 3 system clocks after the ADC module clock is enabled before any ADC module registers are accessed.

Table 13-6. Analog Comparators Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	443
0x004	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	444
0x008	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	445
0x010	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	446
0x020	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	447
0x024	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	448
0x040	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	447
0x044	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	448
0x060	ACSTAT2	RO	0x0000.0000	Analog Comparator Status 2	447
0x064	ACCTL2	R/W	0x0000.0000	Analog Comparator Control 2	448

13.6 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000

This register provides a summary of the interrupt status (masked) of the comparator.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000 Offset 0x000 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1				rese	rved	1	1	1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1			reserved		1	1	1	1		IN2	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					-			-								
E	Bit/Field Name					ре	Reset	Des	cription							
	31:3		reser	ved	R	0	0x00	com	patibility		ure prod	ucts, the	value of	erved bit f a reserv on.	•	
	2		IN2	2	R/M	/1C	0	Con	nparator	2 Maske	ed Interri	upt Statu	IS			
										asked in nding int	•	tate of th	nis interro	upt. Write	e 1 to thi	s bit to
	1		IN	1	R/W	/1C	0	Con	nparator	1 Maske	ed Interro	upt Statu	IS			
										asked in nding inte	•	tate of th	nis interro	upt. Write	e 1 to thi	s bit to
	0		IN	D	R/W	/1C	0	Con	nparator	0 Maske	ed Interro	upt Statu	IS			
										asked in nding int		tate of th	nis interro	upt. Write	e 1 to thi	s bit to

Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004

This register provides a summary of the interrupt status (raw) of the comparator.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	1	, , , , , , , , , , , , , , , , , , ,		1 1	rese	rved	1		1	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I				reserved					1	1	IN2	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field		Nan		T ./	00	Reset	Doc	cription							
	sil/Field		INdii	le	Ту	pe	Resel	Des	cription							
	31:3		reser	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	2		IN	,	R	0	0	Con	nparator	2 Interru	int Statu	e				
	2		11 N 2	-		0	0		•		•					
								Whe 2.	en set, ind	dicates ti	hat an in	terrupt h	as been (generate	d by con	nparator
	1		IN ²	1	R	0	0	Con	nparator	1 Interru	ipt Statu	s				
								Whe 1.	en set, ind	dicates tl	hat an in	terrupt h	as been g	generate	ed by con	nparator
	0		IN)	R	0	0	Con	nparator	0 Interru	ipt Statu	s				
								Whe 0.	en set, ind	dicates tl	hat an in	terrupt h	as been (generate	ed by con	nparator

Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x008

This register provides the interrupt enable for the comparator.

Analog Co	mparator Inte	errupt Enable	(ACINTEN)
-----------	---------------	---------------	-----------

Base 0x4003.C000 Offset 0x008 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1				rese	rved	1		1			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	Î	1	ſ	reserved		1	1		Ì	î 1	IN2	IN1	IN0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:3		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	ucts, the	of a reso value of operation	a reserv	•	
	2		IN	2	R/	W	0		•	2 Interru nables th	•		rupt from	the corr	parator	2 output
	1		IN	1	R/	W	0		•	1 Interru nables th	•		upt from	the com	parator 1	output.
	0		IN)	R/	W	0		•	0 Interru nables th	•		upt from	the com	parator () output.

Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000 Offset 0x010 Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	erved			EN	RNG		rese	erved	1		VF	I REF	
Туре І	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:10		reser	ved	R	0	0x00	Sof	ware sho	ould not	relv on f	he value	of a res	erved bit	t To prov	/ide
	00						0/100		patibility						•	
								pres	served a	cross a r	ead-mo	dify-write	operatio	on.		
	9		EN	J	P	w	0	Pos	istor Lac	dor Eng	hlo					
	0		L1	•		••	Ū		EN bit s			the resis	tor ladde	r is now	ered on	If 0 the
									stor ladd					•		-
									analog V			,				
								This	s bit is re	set to 0	so that t	he intern	al refere	nce cons	sumes th	ie least
								amo	ount of po	ower if n	ot used	and prog	rammed			
	8		RN	G	R	W	0	Res	sistor Lac	der Ran	qe					
									RNG bit		0	ae of the	e resistor	ladder	lf0 the	resistor
									der has a	•		0			-	
								resi	stance o	f 23 R.						
	7:4		reser	ved	R	0	0x00	Sof	ware sho	ould not	relv on t	he value	of a res	erved hit	t To prov	/ide
			10001	vou			0,000		patibility							
								pres	served a	cross a r	ead-mo	dify-write	operatio	on.		
	3:0		VRE	ΞF	R	w	0x00	Res	sistor Lac	der Volt	age Ref					
									VREF bit		0		r ladder t	ap that is	spassed	through
									analog m	•				•	•	•
									internal r	•		•	•	•		

13-5 on page 441 for some output reference voltage examples.

Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x020 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x040 Register 7: Analog Comparator Status 2 (ACSTAT2), offset 0x060

These registers specify the current output value of the comparator.

Base Offse	log Cor 0x4003.0 t 0x020 RO, rese	2000	or Status	s 0 (AC	STAT0)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1	1	1 1 1		î î	rese	rved			Î	ıi		1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		i -	1	Ĩ	1		reser	rved	1			I) 		OVAL	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field 31:2		Nan reser		Ty _l Ri		Reset 0x00	Soft com	patibility	with futu	ure prod	ucts, the	of a rese value of operatic	a reserv	•	
	1		OVA	AL.	R	0	0		nparator OVAL bi	•		urrent out	tput value	e of the	compara	ator.
	0		reserv	ved	R	0	0	com	patibility	with futu	ure prod	ucts, the	of a rese value of operation	a reserv	•	

Register 8: Analog Comparator Control 0 (ACCTL0), offset 0x024 Register 9: Analog Comparator Control 1 (ACCTL1), offset 0x044 Register 10: Analog Comparator Control 2 (ACCTL2), offset 0x064

These registers configure the comparator's input and output.


	log Cor 0x4003.0	-	or Contro	ol 0 (AC	CTL0)											
Offse	t 0x024 R/W, res		0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1				т	rese	rved		1			1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			AS	RCP		rese	rved	1	ISLVAL	IS	EN	CINV	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0
В	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:11		reserv	ved	R	C	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	10:9		ASR	CP	R/	W	0x00	Ana	log Sour	ce Posit	ive					
												source of dings for				terminal
								Valu	ue Func	tion						
								0x0	Pin v	alue						
								0x1	Pin v	alue of (C0+					
								0x2	Inter	nal volta	ge refer	ence				
								0x3	Rese	erved						
	8:5		reserv	ved	R	С	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	4		ISLV	AL	R/	W	0	Inte	rrupt Sei	nse Leve	el Value					
								The ISLVAL bit specifies the sense value of the input that generates an interrupt if in Level Sense mode. If 0, an interrupt is generated if the comparator output is Low. Otherwise, an interrupt is generated if the comparator output is High.							ted if the	

Bit/Field	Name	Туре	Reset	Description
3:2	ISEN	R/W	0x0	Interrupt Sense The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see ISLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
1	CINV	R/W	0	Comparator Output Invert
				The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

14 Pin Diagram

The LM3S300 microcontroller pin diagrams are shown below.

Figure 14-1. 48-Pin QFP Package Pin Diagram



15 Signal Tables

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register. All digital inputs are Schmitt triggered.

- Signals by Pin Number
- Signals by Signal Name
- Signals by Function, Except for GPIO
- GPIO Pins and Alternate Functions
- Connections for Unused Signals

15.1 Signals by Pin Number

Table 15-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
1	PE5	I/O	TTL	GPIO port E bit 5.
	CCP5	I/O	TTL	Capture/Compare/PWM 5.
2	PE4	I/O	TTL	GPIO port E bit 4.
2	CCP3	I/O	TTL	Capture/Compare/PWM 3.
3	PE3	I/O	TTL	GPIO port E bit 3.
	CCP1	I/O	TTL	Capture/Compare/PWM 1.
4	PE2	I/O	TTL	GPIO port E bit 2.
4	CCP4	I/O	TTL	Capture/Compare/PWM 4.
5	RST	I	TTL	System reset input.
6	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μF or greater.
7	VDD	-	Power	Positive supply for I/O and some logic.
8	GND	-	Power	Ground reference for logic and I/O pins.
9	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
10	OSC1	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
11	PC7	I/O	TTL	GPIO port C bit 7.
	C2-	I	Analog	Analog comparator 2 negative input.
	PC6	I/O	TTL	GPIO port C bit 6.
12	C2+	I	Analog	Analog comparator 2 positive input.
-	C2o	0	TTL	Analog comparator 2 output.
	PC5	I/O	TTL	GPIO port C bit 5.
13	C1+	I	Analog	Analog comparator 1 positive input.
	Clo	0	TTL	Analog comparator 1 output.
14	PC4	I/O	TTL	GPIO port C bit 4.
15	VDD	-	Power	Positive supply for I/O and some logic.
16	GND	-	Power	Ground reference for logic and I/O pins.

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
47	PAO	I/O	TTL	GPIO port A bit 0.
17	UORx	1	TTL	UART module 0 receive.
10	PA1	I/O	TTL	GPIO port A bit 1.
18 —	UOTx	0	TTL	UART module 0 transmit.
40	PA2	I/O	TTL	GPIO port A bit 2.
19	SSIClk	I/O	TTL	SSI clock.
20	PA3	I/O	TTL	GPIO port A bit 3.
20	SSIFss	I/O	TTL	SSI frame.
24	PA4	I/O	TTL	GPIO port A bit 4.
21	SSIRx	I	TTL	SSI receive.
22	PA5	I/O	TTL	GPIO port A bit 5.
22 —	SSITx	0	TTL	SSI transmit.
23	VDD	-	Power	Positive supply for I/O and some logic.
24	GND	-	Power	Ground reference for logic and I/O pins.
25	PD0	I/O	TTL	GPIO port D bit 0.
26	PD1	I/O	TTL	GPIO port D bit 1.
07	PD2	I/O	TTL	GPIO port D bit 2.
27	UlRx	I	TTL	UART module 1 receive.
20	PD3	I/O	TTL	GPIO port D bit 3.
28 —	UlTx	0	TTL	UART module 1 transmit.
29	PB0	I/O	TTL	GPIO port B bit 0.
30	PB1	I/O	TTL	GPIO port B bit 1.
31	GND	-	Power	Ground reference for logic and I/O pins.
32	VDD	-	Power	Positive supply for I/O and some logic.
22	PB2	I/O	TTL	GPIO port B bit 2.
33 —	I2CSCL	I/O	OD	I ² C clock.
0.4	PB3	I/O	TTL	GPIO port B bit 3.
34 —	I2CSDA	I/O	OD	l ² C data.
35	PE0	I/O	TTL	GPIO port E bit 0.
36	PE1	I/O	TTL	GPIO port E bit 1.
	PC3	I/O	TTL	GPIO port C bit 3.
37	SWO	0	TTL	JTAG TDO and SWO.
	TDO	0	TTL	JTAG TDO and SWO.
20	PC2	I/O	TTL	GPIO port C bit 2.
38 —	TDI	I	TTL	JTAG TDI.
	PC1	I/O	TTL	GPIO port C bit 1.
39	SWDIO	I/O	TTL	JTAG TMS and SWDIO.
	TMS	I/O	TTL	JTAG TMS and SWDIO.
	PC0	I/O	TTL	GPIO port C bit 0.
40	SWCLK	1	TTL	JTAG/SWD CLK.
	TCK	1	TTL	JTAG/SWD CLK.

Table 15-1. Signals by Pin Number (continued)

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
41	PB7	I/O	TTL	GPIO port B bit 7.
41	TRST	I	TTL	JTAG TRST.
42	PB6	I/O	TTL	GPIO port B bit 6.
42	C0+	I	Analog	Analog comparator 0 positive input.
43	PB5	I/O	TTL	GPIO port B bit 5.
43 -	C1-	I	Analog	Analog comparator 1 negative input.
44	PB4	I/O	TTL	GPIO port B bit 4.
44	C0-	I	Analog	Analog comparator 0 negative input.
45	PD4	I/O	TTL	GPIO port D bit 4.
40 -	CCP0	I/O	TTL	Capture/Compare/PWM 0.
46	PD5	I/O	TTL	GPIO port D bit 5.
40	CCP2	I/O	TTL	Capture/Compare/PWM 2.
47	PD6	I/O	TTL	GPIO port D bit 6.
48	PD7	I/O	TTL	GPIO port D bit 7.
	C00	0	TTL	Analog comparator 0 output.

Table 15-1. Signals by Pin Number (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

15.2 Signals by Signal Name

Table 15-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
C0+	42	I	Analog	Analog comparator 0 positive input.
C0-	44	I	Analog	Analog comparator 0 negative input.
COo	48	0	TTL	Analog comparator 0 output.
C1+	13	I	Analog	Analog comparator 1 positive input.
C1-	43	I	Analog	Analog comparator 1 negative input.
Clo	13	0	TTL	Analog comparator 1 output.
C2+	12	I	Analog	Analog comparator 2 positive input.
C2-	11	I	Analog	Analog comparator 2 negative input.
C20	12	0	TTL	Analog comparator 2 output.
CCP0	45	I/O	TTL	Capture/Compare/PWM 0.
CCP1	3	I/O	TTL	Capture/Compare/PWM 1.
CCP2	46	I/O	TTL	Capture/Compare/PWM 2.
CCP3	2	I/O	TTL	Capture/Compare/PWM 3.
CCP4	4	I/O	TTL	Capture/Compare/PWM 4.
CCP5	1	I/O	TTL	Capture/Compare/PWM 5.
GND	8 16 24 31	-	Power	Ground reference for logic and I/O pins.
I2CSCL	33	I/O	OD	I ² C clock.
I2CSDA	34	I/O	OD	I ² C data.

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μF or greater.
OSC0	9	Ι	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	10	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
PAO	17	I/O	TTL	GPIO port A bit 0.
PA1	18	I/O	TTL	GPIO port A bit 1.
PA2	19	I/O	TTL	GPIO port A bit 2.
PA3	20	I/O	TTL	GPIO port A bit 3.
PA4	21	I/O	TTL	GPIO port A bit 4.
PA5	22	I/O	TTL	GPIO port A bit 5.
PB0	29	I/O	TTL	GPIO port B bit 0.
PB1	30	I/O	TTL	GPIO port B bit 1.
PB2	33	I/O	TTL	GPIO port B bit 2.
PB3	34	I/O	TTL	GPIO port B bit 3.
PB4	44	I/O	TTL	GPIO port B bit 4.
PB5	43	I/O	TTL	GPIO port B bit 5.
PB6	42	I/O	TTL	GPIO port B bit 6.
PB7	41	I/O	TTL	GPIO port B bit 7.
PCO	40	I/O	TTL	GPIO port C bit 0.
PC1	39	I/O	TTL	GPIO port C bit 1.
PC2	38	I/O	TTL	GPIO port C bit 2.
PC3	37	I/O	TTL	GPIO port C bit 3.
PC4	14	I/O	TTL	GPIO port C bit 4.
PC5	13	I/O	TTL	GPIO port C bit 5.
PC6	12	I/O	TTL	GPIO port C bit 6.
PC7	11	I/O	TTL	GPIO port C bit 7.
PDO	25	I/O	TTL	GPIO port D bit 0.
PD1	26	I/O	TTL	GPIO port D bit 1.
PD2	27	I/O	TTL	GPIO port D bit 2.
PD3	28	I/O	TTL	GPIO port D bit 3.
PD4	45	I/O	TTL	GPIO port D bit 4.
PD5	46	I/O	TTL	GPIO port D bit 5.
PD6	47	I/O	TTL	GPIO port D bit 6.
PD7	48	I/O	TTL	GPIO port D bit 7.
PEO	35	I/O	TTL	GPIO port E bit 0.
PE1	36	I/O	TTL	GPIO port E bit 1.
PE2	4	I/O	TTL	GPIO port E bit 2.
PE3	3	I/O	TTL	GPIO port E bit 3.
PE4	2	I/O	TTL	GPIO port E bit 4.

Table 15-2. Signals by Signal Name (continued)

Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
PE5	1	I/O	TTL	GPIO port E bit 5.
RST	5	I	TTL	System reset input.
SSIClk	19	I/O	TTL	SSI clock.
SSIFss	20	I/O	TTL	SSI frame.
SSIRx	21	I	TTL	SSI receive.
SSITx	22	0	TTL	SSI transmit.
SWCLK	40	I	TTL	JTAG/SWD CLK.
SWDIO	39	I/O	TTL	JTAG TMS and SWDIO.
SWO	37	0	TTL	JTAG TDO and SWO.
TCK	40	I	TTL	JTAG/SWD CLK.
TDI	38	I	TTL	JTAG TDI.
TDO	37	0	TTL	JTAG TDO and SWO.
TMS	39	I/O	TTL	JTAG TMS and SWDIO.
TRST	41	I	TTL	JTAG TRST.
UORx	17	I	TTL	UART module 0 receive.
UOTx	18	0	TTL	UART module 0 transmit.
UlRx	27	I	TTL	UART module 1 receive.
UlTx	28	0	TTL	UART module 1 transmit.
VDD	7 15 23	-	Power	Positive supply for I/O and some logic.
a The TTL designation indicat	32			

Table 15-2. Signals by Signal Name (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

15.3 Signals by Function, Except for GPIO

Table 15-3. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	C0+	42	I	Analog	Analog comparator 0 positive input.
	C0-	44	I	Analog	Analog comparator 0 negative input.
	C0o	48	0	TTL	Analog comparator 0 output.
	C1+	13	I	Analog	Analog comparator 1 positive input.
Analog Comparators	C1-	43	I	Analog	Analog comparator 1 negative input.
	C10	13	0	TTL	Analog comparator 1 output.
	C2+	12	I	Analog	Analog comparator 2 positive input.
	C2-	11	I	Analog	Analog comparator 2 negative input.
	C20	12	0	TTL	Analog comparator 2 output.

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
	CCP0	45	I/O	TTL	Capture/Compare/PWM 0.
	CCP1	3	I/O	TTL	Capture/Compare/PWM 1.
General-Purpose	CCP2	46	I/O	TTL	Capture/Compare/PWM 2.
Timers	CCP3	2	I/O	TTL	Capture/Compare/PWM 3.
	CCP4	4	I/O	TTL	Capture/Compare/PWM 4.
	CCP5	1	I/O	TTL	Capture/Compare/PWM 5.
12C	12CSCL	33	I/O	OD	I ² C clock.
120	I2CSDA	34	I/O	OD	I ² C data.
	SWCLK	40	I	TTL	JTAG/SWD CLK.
	SWDIO	39	I/O	TTL	JTAG TMS and SWDIO.
	SWO	37	0	TTL	JTAG TDO and SWO.
	тск	40	I	TTL	JTAG/SWD CLK.
JTAG/SWD/SWO	TDI	38	Ι	TTL	JTAG TDI.
	TDO	37	0	TTL	JTAG TDO and SWO.
	TMS	39	I/O	TTL	JTAG TMS and SWDIO.
	TRST	41	I	TTL	JTAG TRST.
	GND	8 16 24 31	-	Power	Ground reference for logic and I/O pins.
Power	LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater.
	VDD	7 15 23 32	-	Power	Positive supply for I/O and some logic.
	SSIClk	19	I/O	TTL	SSI clock.
SSI	SSIFss	20	I/O	TTL	SSI frame.
551	SSIRx	21	I	TTL	SSI receive.
	SSITx	22	0	TTL	SSI transmit.
	OSC0	9	Ι	Analog	Main oscillator crystal input or an external clock reference input.
System Control & Clocks	OSC1	10	0	Analog	Main oscillator crystal output. Leave unconnected when using a single-ended clock source.
	RST	5	I	TTL	System reset input.
	UORx	17	I	TTL	UART module 0 receive.
	UOTx	18	0	TTL	UART module 0 transmit.
UART	UlRx	27	I	TTL	UART module 1 receive.
	UlTx	28	0	TTL	UART module 1 transmit.

Table 15-3. Signals by Function, Except for GPIO (continued)

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

15.4 GPIO Pins and Alternate Functions

Table 15-4. GPIO Pins and Alternate Functions

10	Pin Number	Multiplexed Function	Multiplexed Function
PAO	17	UORx	
PA1	18	UOTx	
PA2	19	SSIClk	
PA3	20	SSIFss	
PA4	21	SSIRx	
PA5	22	SSITx	
PBO	29		
PB1	30		
PB2	33	I2CSCL	
PB3	34	I 2CSDA	
PB4	44	C0-	
PB5	43	C1-	
PB6	42	C0+	
PB7	41	TRST	
PC0	40	TCK	SWCLK
PC1	39	TMS	SWDIO
PC2	38	TDI	
PC3	37	TDO	SWO
PC4	14		
PC5	13	C1+	Clo
PC6	12	C2+	C2o
PC7	11	C2-	
PDO	25		
PD1	26		
PD2	27	UlRx	
PD3	28	UlTx	
PD4	45	CCP0	
PD5	46	CCP2	
PD6	47		
PD7	48	COo	
PEO	35		
PE1	36		
PE2	4	CCP4	
PE3	3	CCP1	
PE4	2	CCP3	
PE5	1	CCP5	

15.5 Connections for Unused Signals

Table 15-5 on page 458 show how to handle signals for functions that are not used in a particular system implementation. Two options are shown in the table: an acceptable practice and a preferred practice for reduced power consumption and improved EMC characteristics.

Function	Signal Name	Pin Number	Acceptable Practice	Preferred Practice
GPIO	All unused GPIOs	-	NC	GND
System Control	OSC0	9	NC	GND
	OSC1	10	NC	NC
	RST	5	Pull up as shown in Figure 5-1 on page 152	Connect through a capacitor to GND as close to pin as possible

Table 15-5. Connections for Unused Signals

16 Operating Characteristics

Table 16-1. Temperature Characteristics

Characteristic	Symbol	Value	Unit
Industrial operating temperature range	T _A	-40 to +85	°C
Unpowered storage temperature range	T _S	-65 to +150	°C

Table 16-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) ^a	Θ _{JA}	50 (48-pin QFP)	°C/W
Junction temperature ^b	TJ	$T_A + (P \bullet \Theta_{JA})$	°C
Maximum junction temperature	T _{JMAX}	115 c	°C

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

c. T_{JMAX} calculation is based on power consumption values and conditions as specified in "Power Specifications".

Table 16-3. ESD Absolute Maximum Ratings^a

Parameter Name	Min	Nom	Мах	Unit
V _{ESDHBM}	-	-	2.0	kV
V _{ESDCDM}	-	-	1.0	kV
V _{ESDMM}	-	-	100	V

a. All Stellaris parts are ESD tested following the JEDEC standard.

17 Electrical Characteristics

17.1 DC Characteristics

17.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Table 17-1. Maximum Ratings

Characteristic ^a	Symbol	Value	Unit
Supply voltage range (V _{DD})	V _{DD}	0.0 to +3.6	V
Input voltage	V	-0.3 to 5.5	V
Input voltage for a GPIO configured as an analog input	V _{IN}	-0.3 to V _{DD} + 0.3	V
Maximum current for pins, excluding pins operating as GPIOs	l	100	mA
Maximum current for GPIO pins	I	100	mA
Maximum input voltage on a non-power pin when the microcontroller is unpowered	V _{NON}	300	mV

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V_{DD}).

17.1.2 Recommended DC Operating Conditions

Table 17-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Мах	Unit			
V _{DD}	Supply voltage	3.0	3.3	3.6	V			
V _{IH}	High-level input voltage	2.0	-	5.0	V			
V _{IL}	Low-level input voltage	-0.3	-	1.3	V			
V _{OH}	High-level output voltage	2.4	-	-	V			
V _{OL}	Low-level output voltage	-	-	0.4	V			
	High-level source current, V _{OH} =2.4 V							
lau	2-mA Drive	2.0	-	-	mA			
I _{OH}	4-mA Drive	4.0	-	-	mA			
	8-mA Drive	8.0	-	-	mA			
	Low-level sink current, V_{OL} =0.4 V							
I _{OL}	2-mA Drive	2.0	-	-	mA			
'OL	4-mA Drive	4.0	-	-	mA			
	8-mA Drive	8.0	-	-	mA			

17.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 17-3. LDO Regulator Charact	eristics
-----------------------------------	----------

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{LDOOUT}	Programmable internal (logic) power supply output value	2.25	-	2.75	V
	Output voltage accuracy	-	2%	-	%
t _{PON}	Power-on time	-	-	100	μs
t _{ON}	Time on	-	-	200	μs
t _{OFF}	Time off	-	-	100	μs
V _{STEP}	Step programming incremental voltage	-	50	-	mV
C _{LDO}	External filter capacitor size for internal power supply	1.0	-	3.0	μF

17.1.4 GPIO Module Characteristics

Table 17-4. GPIO Module DC Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
R _{GPIOPU}	GPIO internal pull-up resistor	50	-	110	kΩ
R _{GPIOPD}	GPIO internal pull-down resistor	55	-	180	kΩ
I _{LKG}	GPIO input leakage current ^a	-	-	2	μA

a. The leakage current is measured with GND or V_{DD} applied to the corresponding pin(s). The leakage of digital port pins is measured individually. The port pin is configured as an input and the pullup/pulldown resistor is disabled.

17.1.5 Power Specifications

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V_{DD} = 3.3 V
- Temperature = 25°C

Parameter	Parameter Name	Conditions	Nom	Max	Unit
	Run mode 1 (Flash loop)	LDO = 2.50 V	60	65	mA
		Code = while(1){} executed out of Flash			
		Peripherals = All clock-gated ON			
		System Clock = 25 MHz (with PLL)			
	Run mode 2 (Flash loop)	LDO = 2.50 V	40	45	mA
		Code = while(1){} executed out of Flash			
		Peripherals = All clock-gated OFF			
1		System Clock = 25 MHz (with PLL)			
DD_RUN	Run mode 1 (SRAM	LDO = 2.50 V	50	55	mA
	loop)	Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated ON			
		System Clock = 25 MHz (with PLL)			
	Run mode 2 (SRAM	LDO = 2.50 V	30	35	mA
	loop)	Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated OFF			
		System Clock = 25 MHz (with PLL)			
IDD SLEEP	Sleep mode	LDO = 2.50 V	18	21	mA
-		Peripherals = All clock-gated OFF			
		System Clock = 25 MHz (with PLL)			
IDD DEEPSLEEF	Deep-Sleep mode	LDO = 2.25 V	950	1150	μA
-		Peripherals = All OFF			
		System Clock = MOSC/16			

Table 17-5. Detailed Power Specifications

17.1.6 Flash Memory Characteristics

Table 17-6. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE _{CYC}	PE _{CYC} Number of guaranteed program/erase cycles before failure ^a		100,000	-	cycles
T _{RET}	Data retention at average operating temperature of 85°C	10	-	-	years
T _{PROG}	Word program time	20	-	-	μs
T _{ERASE}	Page erase time	20	-	-	ms
T _{ME}	Mass erase time	-	-	250	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

17.2 AC Characteristics

17.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

Figure 17-1. Load Conditions



17.2.2 Clocks

Table 17-7. Phase Locked Loop (PLL) Characteristics

Parameter Parameter Name		Min	Nom	Max	Unit
f _{ref_crystal} Crystal reference ^a		3.579545	-	8.192	MHz
f _{ref_ext} External clock reference ^a		3.579545	-	8.192	MHz
f _{pll} PLL frequency ^b		-	200	-	MHz
T _{READY}	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

Table 17-8. Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{IOSC}	Internal oscillator frequency	7	12	22	MHz
f _{MOSC}	Main oscillator frequency	1	-	8	MHz
t _{MOSC_per}	Main oscillator period	125	-	1000	ns
f _{ref_crystal_bypass}	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f _{ref_ext_bypass}	External clock reference (PLL in BYPASS mode)	0	-	25	MHz
f _{system_clock}	System clock	0	-	25	MHz

17.2.3 JTAG and Boundary Scan

Table 17-9. JTAG Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
J1	f _{TCK}	TCK operational clock frequency	0	-	10	MHz
J2	t _{TCK}	TCK operational clock period	100	-	-	ns
J3	t _{TCK_LOW}	TCK clock Low time	-	t _{TCK} /2	-	ns
J4	t _{тск_нідн}	TCK clock High time	-	t _{TCK} /2	-	ns
J5	t _{TCK_R}	TCK rise time	0	-	10	ns
J6	t _{TCK_F}	TCK fall time	0	-	10	ns
J7	t _{TMS_SU}	TMS setup time to TCK rise	20	-	-	ns
J8	t _{TMS_HLD}	TMS hold time from TCK rise	20	-	-	ns
J9	t _{TDI_SU}	TDI setup time to TCK rise	25	-	-	ns

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
J10	t _{TDI_HLD}	TDI hold time from TCK rise	25	-	-	ns
		2-mA drive		23	35	ns
J11	TCK fall to Data	4-mA drive	1	15	26	ns
t _{TDO_ZDV}	Valid from High-Z	8-mA drive	1 -	14	25	ns
		8-mA drive with slew rate control	1	18	29	ns
		2-mA drive		21	35	ns
J12	TCK fall to Data	4-mA drive		14	25	ns
t _{TDO_DV}	Valid from Data Valid	8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns
		2-mA drive		9	11	ns
J13	TCK fall to High-Z	4-mA drive	1	7	9	ns
t _{TDO_DVZ}	from Data Valid	8-mA drive		6	8	ns
		8-mA drive with slew rate control	1	7	9	ns
J14	t _{TRST}	TRST assertion time	100	-	-	ns
J15	t _{TRST_SU}	TRST setup time to TCK rise	10	-	-	ns

Table 17-9. JTAG Characteristics (continued)

Figure 17-2. JTAG Test Clock Input Timing




Figure 17-3. JTAG Test Access Port (TAP) Timing





Figure 17-4. JTAG TRST Timing



17.2.4 Reset

Table 17-10. Reset Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
R1	V _{TH}	Reset threshold	-	2.0	-	V
R2	V _{BTH}	Brown-Out threshold	2.85	2.9	2.95	V
R3	T _{POR}	Power-On Reset timeout	-	10	-	ms
R4	T _{BOR}	Brown-Out timeout	-	500	-	μs
R5	T _{IRPOR}	Internal reset timeout after POR	15	-	30	ms
R6	T _{IRBOR}	Internal reset timeout after BOR ^a	2.5	-	20	μs
R7	T _{IRHWR}	Internal reset timeout after hardware reset (RST pin)	2.9	-	29	μs
R8	T _{IRSWR}	Internal reset timeout after software-initiated system reset ^a	2.5	-	20	μs
R9	T _{IRWDR}	Internal reset timeout after watchdog reset ^a	2.5	-	20	μs
R10	T _{IRLDOR}	Internal reset timeout after LDO reset ^a	2.5	-	20	μs
R11	T _{VDDRISE}	Supply voltage (V _{DD}) rise time (0 V-3.3 V)	-	-	100	ms

a. 20 * t _{MOSC_per}

Figure 17-5. External Reset Timing (RST)




Figure 17-6. Power-On Reset Timing




Figure 17-7. Brown-Out Reset Timing




Figure 17-8. Software Reset Timing




Figure 17-9. Watchdog Reset Timing





Figure 17-10. LDO Reset Timing



17.2.5 Sleep Modes

Table 17-11. Sleep Modes AC Characteristics^a

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
D1	t _{WAKE_S}	Time to wake from interrupt in sleep or deep-sleep mode, not using the PLL	-	-	7	system clocks
D2	t _{WAKE_PLL_S}	Time to wake from interrupt in sleep or deep-sleep mode when using the PLL	-	-	T _{READY}	ms

a. Values in this table assume the IOSC is the clock source during sleep or deep-sleep mode.

17.2.6 General-Purpose I/O (GPIO)

Note: All GPIOs are 5 V-tolerant.

Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
		2-mA drive		17	26	ns
	GPIO Rise Time (from 20% to 80%	4-mA drive		9	13	ns
GFION	of V _{DD})	8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
		2-mA drive		17	25	ns
	GPIO Fall Time (from 80% to 20%	4-mA drive		8	12	ns
GFIOI	of V _{DD})	8-mA drive		6	10	ns
		8-mA drive with slew rate control		11	13	ns


17.2.7 Synchronous Serial Interface (SSI)

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t _{clk_per}	SSIClk cycle time	2	-	65024	system clocks
S2	t _{clk_high}	SSIClk high time	-	0.5	-	t clk_per
S3	t _{clk_low}	SSIClk low time	-	0.5	-	t clk_per
S4	t _{clkrf}	SSIClk rise/fall time ^a	-	6	10	ns
S5	t _{DMd}	Data from master valid delay time	0	-	1	system clocks
S6	t _{DMs}	Data from master setup time	1	-	-	system clocks
S7	t _{DMh}	Data from master hold time	2	-	-	system clocks
S8	t _{DSs}	Data from slave setup time	1	-	-	system clocks
S9	t _{DSh}	Data from slave hold time	2	-	-	system clocks

Table 17-13. SSI Characteristics

a. Note that the delays shown are using 8-mA drive strength.

Figure 17-11. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement







Figure 17-12. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer





17.2.8 Inter-Integrated Circuit (I²C) Interface

Table 17-14. I²C Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
l1 ^a	t _{SCH}	Start condition hold time	36	-	-	system clocks
l2 ^a	t _{LP}	Clock Low period	36	-	-	system clocks
I3 ^b	t _{SRT}	<code>I2CSCL/I2CSDA</code> rise time (V _{IL} =0.5 V to V $_{IH}$ =2.4 V)	-	-	(see note b)	ns


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
l4 ^a	t _{DH}	Data hold time	2	-	-	system clocks
I5 ^c	t _{SFT}	<code>I2CSCL/I2CSDA</code> fall time (V _{IH} =2.4 V to V $_{\rm IL}$ =0.5 V)	-	9	10	ns
l6 ^a	t _{HT}	Clock High time	24	-	-	system clocks
I7 ^a	t _{DS}	Data setup time	18	-	-	system clocks
I8 ^a	t _{SCSR}	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
19 ^a	t _{scs}	Stop condition setup time	24	-	-	system clocks

Table 17-14. I ² C Characteristics	(continued)
---	-------------

a. Values depend on the value programmed into the TPR bit in the I²C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I²C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

- b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.
- c. Specified at a nominal 50 pF load.

Figure 17-14. I²C Timing



17.2.9 Analog Comparator

Table 17-15. Analog Comparator Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{OS}	Input offset voltage	-	±10	±25	mV
V _{CM}	Input common mode voltage range	0	-	V _{DD} -1.5	V
C _{MRR}	Common mode rejection ratio	50	-	-	dB
T _{RT}	Response time	-	-	1	μs
T _{MC}	Comparator mode change to Output Valid	-	-	10	μs

Table 17-16. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
R _{HR}	Resolution high range	-	V _{DD} /31	-	LSB
R _{LR}	Resolution low range	-	V _{DD} /23	-	LSB
A _{HR}	Absolute accuracy high range	-	-	±1/2	LSB
A _{LR}	Absolute accuracy low range	-	-	±1/4	LSB

A Serial Flash Loader

A.1 Serial Flash Loader

The Stellaris[®] serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris device which is calculated as follows:

```
Max Baud Rate = System Clock Frequency / 16
```

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2*(20/115200) or 0.35 ms.

A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 365 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
Data
                               This is the raw data intended for the device, which is formatted in
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND_SEND_DATA (see "COMMAND_SEND_DATA (0x24)" on page 474).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet were valid, just that the packet was received correctly.

A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

A.4.1 COMMAND_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

```
Byte[0] = 0x03;
Byte[1] = checksum(Byte[2]);
Byte[2] = COMMAND_PING;
```

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

A.4.2 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

```
Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS
```

A.4.3 COMMAND_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

A.4.4 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND_GET_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

A.4.5 COMMAND_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

A.4.6 COMMAND_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

B Register Quick Reference

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
The Co	rtex-M3	Process	sor	1				1				1			
	R/W, , reset														
ito, type i	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	(occ pag	6 47)				D	ATA							
								ATA							
R1, type F	R/W, , reset	- (see pag	e 47)												
							D	ATA							
							D	ATA							
R2, type F	R/W, , reset	- (see pag	e 47)												
							D	ATA							
							D	ATA							
R3, type F	R/W, , reset	- (see pag	e 47)												
								ATA							
D4 4		(005					D/	ATA							
к4, туре н	R/W, , reset	- (see pag	e 47)					ATA							
								ATA							
R5, type F	R/W, , reset	- (see pag	e 47)												
	,,	(*** ** 3					D	ATA							
								ATA							
R6, type F	R/W, , reset	- (see pag	e 47)												
							D	ATA							
							D/	ATA							
R7, type F	R/W, , reset	- (see pag	e 47)												
								ATA							
							D/	ATA							
R8, type F	R/W, , reset	- (see pag	e 47)					***							
								ATA ATA							
R9. type F	R/W, , reset	- (see pag	e 47)												
, .,po .	,,,	(000 pug	,				D	ATA							
								ATA							
R10, type	R/W, , rese	t - (see pa	ge 47)												
							D	ATA							
							D/	ATA							
R11, type	R/W, , rese	t - (see pa	ge 47)												
								ATA							
D 40 /	Daw	A /-	47				D/	ATA							
K12, type	R/W, , rese	t - (see pa	ge 47)					ATA							
								ATA ATA							
SP. type F	R/W, , reset	- (see pag	e 48)												
	, ,	(- 30 pag	/				5	SP							
								SP							
LR, type F	R/W, , reset	0xFFFF.FI	FFF (see pa	ge 49)											
							LI	NK							
							LI	NK							
PC, type I	R/W, , reset	- (see pag	je 50)												
								PC							
							F	°C							

31	20	20	20	07	26	25	24	22	22	21	20	10	10	17	10
15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18 2	17	16 0
					10	э	0	1	0	э	4	3	2	I	U
	R/W, , rese				101		THUMP								
N	Z	C	V / IT	Q	ICI	/ IT	THUMB						NUM		
DDIMACK	6.ma D/M											13R			
PRINASK,	, type R/W,	, reset uxu	000.0000 (8	ee page oo) 										
															PRIMASK
				• /	. 50)										PRINASK
FAULIMA	SK, type R/	vv,, reset	0x0000.000	u (see page	9 00)										
															FAULTMASK
PASEDDI	type R/W, ,	react 0x0	000 0000 /0	00 0000 E7	`\										FAULTMASK
DAGEFRI,	type R/w,,	Teset 0x0	000.0000 (s	ee page 57)										
									BASEPRI						
CONTROL	, type R/W,	reset Ov		see nage 5	8)				BROEFIN						
CONTROL	., type 1014,	, 16361 07		see page s	0)										
														ASP	TMPL
Cortor	M2 Deriv	horele												,	
	M3 Perip Timer (S		Pagiata	-											
	11 mer (3 5000.E000		Registe	ers											
	type R/W, of), reset 0v0	000.0000											
oronaz, e	.ype 1411, e		, 10001 0x0												COUNT
													CLK_SRC	INTEN	ENABLE
STREL OA	D, type R/W	/ offset 0x	014 reset	0×0000 000	0								02.100110		2101022
UTREEOA		, 011001 04									REI	OAD			
							REL	l .oad				.0,12			
STCURRE	NT, type R/	WC offset	0-0-010	-4.00000				-							
				ετ υχυυυυ.	0000										
		110, 01100	0x010, 165	et 0x0000.	0000						CUR	RENT			
			0.010, 105		0000		CUR	RENT			CUR	RENT			
Cortox	M3 Porin		0.0010, 165				CUR	RENT			CUR	RENT			
	M3 Perip	herals				nistors	CUR	RENT			CUR	RENT			
Nested	Vectored	herals I Interru				gisters	CUR	RENT			CUR	RENT			
Nested Base 0xE	Vectored	herals I Interru	ıpt Contr	roller (N		gisters	CUR	RENT			CUR	RENT			
Nested Base 0xE	Vectored	herals I Interru	ıpt Contr	roller (N		gisters	CUR		NT		CUR	RENT			
Nested Base 0xE	Vectored	herals I Interru	ıpt Contr	roller (N		gisters			NT		CUR	RENT			
Nested Base 0xE EN0, type	Vectored 000.E000 R/W, offset	herals d Interru 0x100, res	ıpt Contr set 0x0000.	roller (N' 0000		gisters			NT		CUR	RENT			
Nested Base 0xE EN0, type	Vectored	herals d Interru 0x100, res	ıpt Contr set 0x0000.	roller (N' 0000		gisters		I JT			CUR	RENT			
Nested Base 0xE EN0, type	Vectored 000.E000 R/W, offset	herals d Interru 0x100, res	ıpt Contr set 0x0000.	roller (N' 0000		gisters	1	I JT	NT		CUR	RENT			
Nested Base 0xE EN0, type DIS0, type	Vectored 000.E000 R/W, offset	herals 1 Interru 0x100, res t 0x180, re	ipt Contr set 0x0000. set 0x0000	roller (N' 0000		gisters	1	I NT I			CUR	RENT			
Nested Base 0xE EN0, type DIS0, type	Vectored 5000.E000 R/W, offset PR/W, offse	herals 1 Interru 0x100, res t 0x180, re	ipt Contr set 0x0000. set 0x0000	roller (N' 0000		gisters	1	I VT I VT			CUR	RENT			
Nested Base 0xE EN0, type DIS0, type	Vectored 5000.E000 R/W, offset PR/W, offse	herals 1 Interru 0x100, res t 0x180, re	ipt Contr set 0x0000. set 0x0000	roller (N' 0000		gisters	11 11 11 11	I VT I VT	NT		CUR	RENT			
Nested Base 0xE EN0, type DIS0, type PEND0, ty	Vectored 5000.E000 R/W, offset PR/W, offse	herals J Interru 0x100, res t 0x180, res set 0x200,	Ipt Contr set 0x0000. set 0x0000	roller (N 0000 .0000	VIC) Reg	gisters	11 11 11 11	I VT I I	NT		CUR	RENT			
Nested Base 0xE EN0, type DIS0, type PEND0, ty	Vectored 000.E000 R/W, offset	herals J Interru 0x100, res t 0x180, res set 0x200,	Ipt Contr set 0x0000. set 0x0000	roller (N 0000 .0000	VIC) Reg	gisters	11 11 11 11	1 17 17 17 1 1 1 1 1	NT			RENT			
Nested Base 0xE EN0, type DIS0, type PEND0, ty	Vectored 000.E000 R/W, offset	herals J Interru 0x100, res t 0x180, res set 0x200,	Ipt Contr set 0x0000. set 0x0000	roller (N 0000 .0000	VIC) Reg	gisters	11 11 11 11 11	1 17 17 17 1 1 1 1 1	NT			RENT			
Nested Base 0xE EN0, type DIS0, type PEND0, ty UNPEND0	Vectored 000.E000 R/W, offset	herals d Interru 0x100, ret t 0x180, re set 0x200, offset 0x2	Ipt Contr set 0x0000. set 0x0000 reset 0x000 80, reset 0x	roller (N' 0000 .0000 00.0000	VIC) Reg	gisters	11 11 11 11 11	1 1T 1 1 1 1 1 1 1	NT			RENT			
Nested Base 0xE EN0, type DIS0, type PEND0, ty UNPEND0	Vectored E000.E000 R/W, offset PR/W, offset pe R/W, offset , type R/W,	herals d Interru 0x100, ret t 0x180, re set 0x200, offset 0x2	Ipt Contr set 0x0000. set 0x0000 reset 0x000 80, reset 0x	roller (N' 0000 .0000 00.0000	VIC) Reg	gisters	11 11 11 11 11	1 VT I VT I VT I VT	NT			RENT			
Nested Base 0xE EN0, type DIS0, type PEND0, ty UNPEND0	Vectored E000.E000 R/W, offset PR/W, offset pe R/W, offset , type R/W,	herals d Interru 0x100, ret t 0x180, re set 0x200, offset 0x2	Ipt Contr set 0x0000. set 0x0000 reset 0x000 80, reset 0x	roller (N' 0000 .0000 00.0000	VIC) Reg	gisters	11 11 11 11 11 11	1 VT I VT I VT I VT	NT NT			RENT			
Nested Base 0xE EN0, type DIS0, type PEND0, ty UNPEND0 ACTIVE0,	Vectored E000.E000 R/W, offset PR/W, offset pe R/W, offset , type R/W,	herais J Interru 0x100, res t 0x180, re set 0x200, offset 0x20	Ipt Contr set 0x0000. set 0x0000 reset 0x000 80, reset 0x00	roller (N' 0000 00.0000 00.0000	VIC) Reg	gisters	11 11 11 11 11 11	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NT NT			RENT			
Nested Base 0xE EN0, type DIS0, type PEND0, ty UNPEND0 ACTIVE0,	Vectored 2000.E000 R/W, offset PR/W, offset pe R/W, off , type R/W,	herais J Interru 0x100, res t 0x180, re set 0x200, offset 0x20	Ipt Contr set 0x0000. set 0x0000 reset 0x000 80, reset 0x00	roller (N' 0000 00.0000 00.0000	VIC) Reg	gisters	11 11 11 11 11 11	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NT NT			RENT			
Nested Base 0xE EN0, type DIS0, type PEND0, ty UNPEND0 ACTIVE0,	Vectored 2000.E000 R/W, offset PR/W, offset pe R/W, offset type R/W, offset PR/W, offset	herais J Interru 0x100, res t 0x180, re set 0x200, offset 0x20	Ipt Contr set 0x0000. set 0x0000 reset 0x000 80, reset 0x00	roller (N' 0000 00.0000 00.0000	VIC) Reg	gisters	11 11 11 11 11 11	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NT NT NT			RENT			
Nested Base 0xE EN0, type DIS0, type PEND0, ty UNPEND0 ACTIVE0, PRI0, type	Vectored 000.E000 R/W, offset PR/W, offse pe R/W, off type R/W, type RO, of R/W, offse INTD	herais d Interru 0x100, res t 0x180, res set 0x200, offset 0x200, fset 0x200, t 0x400, re	Ipt Contr set 0x0000. set 0x0000 reset 0x000 80, reset 0x00 9, reset 0x00	roller (N' 0000 00000 00.0000 000.0000	VIC) Reg	gisters	11 11 11 11 11 11	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NT NT NT INTC			RENT			
Nested Base 0xE EN0, type DIS0, type PEND0, ty UNPEND0 ACTIVE0, PRI0, type	Vectored 000.E000 R/W, offset PR/W, offse Pe R/W, offse type R/W, off ktype RO, of R/W, offse INTD INTB	herais d Interru 0x100, res t 0x180, res set 0x200, offset 0x200, fset 0x200, t 0x400, re	Ipt Contr set 0x0000. set 0x0000 reset 0x000 80, reset 0x00 9, reset 0x00	roller (N' 0000 00000 00.0000 000.0000	VIC) Reg	gisters	11 11 11 11 11 11	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NT NT NT INTC			RENT			

		~~													
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19 3	18 2	17 1	16 0
-	e R/W, offse						_		-	-		-			-
	INTD								INTC						
	INTB								INTA						
PRI3, typ	e R/W, offse	t 0x40C, re	eset 0x0000	.0000				1				1			
	INTD								INTC						
	INTB								INTA						
PRI4, typ	e R/W, offse	t 0x410, re	set 0x0000	.0000			1					1			
	INTD								INTC						
	INTB								INTA						
PRI5, typ	e R/W, offse	t 0x414, re	set 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
PRI6, typ	e R/W, offse	t 0x418, re	set 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
PRI7, typ	e R/W, offse	t 0x41C, re	eset 0x0000	.0000											
	INTD								INTC						
	INTB								INTA						
SWTRIG,	type WO, o	ffset 0xF00), reset 0x0	000.0000											
													INTID		
System	-M3 Perip n Control	Block (SCB) Re	gisters											
System Base 0xl		Block (reset 0x410	F.C231											
System Base 0xl	n Control E000.E000	Block (F.C231					VA	۱R				DN	
System Base 0xl CPUID, ty	n Control E000.E000 vpe RO, offs	Block (et 0xD00, i	reset 0x410 IM	F.C231 IP		RTNO			VA	١R			CC		
System Base 0xl CPUID, ty INTCTRL,	n Control E000.E000	Block (et 0xD00, i	reset 0x410 IM 04, reset 0x	F.C231						۱R				EV	
System Base 0xl CPUID, ty	n Control E000.E000 ype RO, offs , type R/W, o	Block (et 0xD00, p offset 0xD0	reset 0x410 IM 04, reset 0x	F.C231 IP 0000.0000 UNPENDSV				ISRPRE	VA	١R			RI		PEND
System Base 0xl CPUID, ty INTCTRL, NMISET	n Control E000.E000 ype RO, offs , type R/W, o VECF	Block (et 0xD00, i offset 0xD0	reset 0x410 IM 04, reset 0x PENDSV	F.C231 IP 0000.0000 UNPENDSV RETBASE				ISRPRE		ĸR		VEC		EV	PEND
System Base 0xl CPUID, ty INTCTRL, NMISET	n Control E000.E000 ype RO, offs , type R/W, o	Block (et 0xD00, n offset 0xD0 PEND ffset 0xD0	reset 0x410 IM 04, reset 0x PENDSV	F.C231 IP 0000.0000 UNPENDSV RETBASE				ISRPRE	ISRPEND	١R		VEC	RI	EV	PEND
System Base 0xl CPUID, ty INTCTRL, NMISET	n Control E000.E000 ype RO, offs , type R/W, o VECF	Block (et 0xD00, i offset 0xD0	reset 0x410 IM 04, reset 0x PENDSV 8, reset 0x0	F.C231 IP 0000.0000 UNPENDSV RETBASE 0000.0000				ISRPRE		NR		VEC	RI	EV	PEND
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE,	n Control E000.E000 /pe RO, offs , type R/W, o VECF type R/W, o	Block () eet 0xD00, i offset 0xD00 PEND ffset 0xD0 BASE	reset 0x410 IV 04, reset 0x PENDSV 8, reset 0x0 OFF	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET				ISRPRE	ISRPEND	NR		VEC	RI	EV	PEND
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE,	n Control E000.E000 ype RO, offs , type R/W, o VECF	Block () eet 0xD00, i offset 0xD00 PEND ffset 0xD0 BASE	reset 0x410 IV 04, reset 0x PENDSV 8, reset 0x0 OFF	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET					ISRPEND	NR		VEC	RI	EV	PEND
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty	n Control E000.E000 /pe RO, offs , type R/W, o VECF type R/W, o pe R/W, offs	Block () eet 0xD00, i offset 0xD00 PEND ffset 0xD0 BASE	reset 0x410 IV 04, reset 0x PENDSV 8, reset 0x0 OFF	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET	PENDSTSET	PENDSTCLR	VEC		ISRPEND	₩R		VEC	RE	VECF	
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS	n Control E000.E000 /pe RO, offs , type R/W, o VECF type R/W, o pe R/W, offs	Block () et 0xD00, i offset 0xD00 PEND ffset 0xD00 BASE set 0xD0C,	reset 0x410 IN 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000	PENDSTSET		VEC		ISRPEND	NR		VEC	RE	EV	
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS	n Control E000.E000 /pe RO, offs , type R/W, o VECF type R/W, o pe R/W, offs	Block () et 0xD00, i offset 0xD00 PEND ffset 0xD00 BASE set 0xD0C,	reset 0x410 IN 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000	PENDSTSET	PENDSTCLR	VEC		ISRPEND	\R		VEC	RE	VECF	
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS	n Control E000.E000 /pe RO, offs , type R/W, o VECF type R/W, o pe R/W, offs	Block () et 0xD00, i offset 0xD00 PEND ffset 0xD00 BASE set 0xD0C,	reset 0x410 IN 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000	PENDSTSET	PENDSTCLR	VEC		ISRPEND	NR			RI CACT SYSRESREQ	EV VECF	
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS SYSCTRL	, type R/W, o yee R/W, o vecF type R/W, o pe R/W, offs	Block () et 0xD00, 1 offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xD	reset 0x410 IIV 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000	PENDSTSET	PENDSTCLR	VEC		ISRPEND	\R	SEVONPEND		RE	EV VECF	
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS SYSCTRL	n Control E000.E000 /pe RO, offs , type R/W, o VECF type R/W, o pe R/W, offs	Block () et 0xD00, 1 offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xD	reset 0x410 IIV 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000	PENDSTSET	PENDSTCLR	VEC		ISRPEND	NR	SEVONPEND		RI CACT SYSRESREQ	EV VECF	
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS SYSCTRL	, type R/W, o yee R/W, o vecF type R/W, o pe R/W, offs	Block () et 0xD00, 1 offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xD	reset 0x410 IIV 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000	PENDSTSET	PENDSTCLR	VEC"		ISRPEND	NR			RI CACT SYSRESREQ	EV VECF	VECTRESE
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRI	n Control E000.E000 (pe RO, offs , type R/W, o VECF type R/W, o pe R/W, offs 	Block () et 0xD00, i offset 0xD0 PEND BASE set 0xD0C, offset 0xD offset 0xD	reset 0x410 IM 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0: 114, reset 0:	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000 (0000.0000 (0000.0000 (0000.0000	PENDSTSET	PENDSTCLR	VEC		ISRPEND	NR	SEVONPEND		RI CACT SYSRESREQ	EV VECF	VECTRESET
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRI	, type R/W, o yee R/W, o vecF type R/W, o pe R/W, offs	Block () et 0xD00, i offset 0xD0 PEND BASE set 0xD0C, offset 0xD offset 0xD	reset 0x410 IM 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0: 114, reset 0:	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000 (0000.0000 (0000.0000 (0000.0000	PENDSTSET	PENDSTCLR	VEC"		ISRPEND OFFSET	NR			RI CACT SYSRESREQ	EV VECF	VECTRESE
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRI	n Control E000.E000 (pe RO, offs , type R/W, o VECF type R/W, o pe R/W, offs 	Block () et 0xD00, i offset 0xD0 PEND BASE set 0xD0C, offset 0xD offset 0xD	reset 0x410 IM 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0: 114, reset 0:	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000 (0000.0000 (0000.0000 (0000.0000	PENDSTSET	PENDSTCLR	VEC"		ISRPEND				RI CACT SYSRESREQ	EV VECF	VECTRESE
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, VTABLE, VTABLE, SYSCTRL CFGCTRI SYSPRI1,	n Control E000.E000 /pe RO, offs /vecF type R/W, o pe R/W, offs 	Block () et 0xD00, i offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xD	reset 0x410 IIV 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0x 110, reset 0 114, reset 0	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000 (0000.0000 (0000.0000	PENDSTSET	PENDSTCLR	VEC"		ISRPEND OFFSET				RI CACT SYSRESREQ	EV VECF	VECTRESE
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, VTABLE, VTABLE, SYSCTRL CFGCTRI SYSPRI1,	n Control E000.E000 /pe RO, offs vECF type R/W, o pe R/W, offs , type R/W, t, type R/W, bUS type R/W, o	Block () et 0xD00, i offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xD	reset 0x410 IIV 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0x 110, reset 0 114, reset 0	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000 (0000.0000 (0000.0000	PENDSTSET	PENDSTCLR	VEC"		ISRPEND OFFSET	NR			RI CACT SYSRESREQ	EV VECF	VECTRESE
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, VTABLE, VTABLE, SYSCTRL CFGCTRI SYSPRI1,	n Control E000.E000 /pe RO, offs /vecF type R/W, o pe R/W, offs 	Block () et 0xD00, i offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xD	reset 0x410 IIV 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0x 110, reset 0 114, reset 0	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000 (0000.0000 (0000.0000	PENDSTSET	PENDSTCLR	VEC"		ISRPEND OFFSET	NR			RI CACT SYSRESREQ	EV VECF	VECTRESE
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRI SYSPRI1, SYSPRI2,	A Control E000.E000 /pe RO, offs /vecF type R/W, offs // type R/W, offs	Block () et 0xD00, 1 offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xD1 offset 0xD1	reset 0x410 IIV 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0x 110, reset 0x 114, reset 0x 114, reset 0x	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000 (0000.0000 (0000.0000 0000.0000	PENDSTSET	PENDSTCLR	VEC"		ISRPEND OFFSET	NR			RI CACT SYSRESREQ	EV VECF	VECTRESE
System Base 0xl CPUID, ty INTCTRL, NMISET VTABLE, APINT, ty ENDIANESS SYSCTRL CFGCTRI SYSPRI1, SYSPRI2,	n Control E000.E000 /pe RO, offs vECF type R/W, o pe R/W, offs , type R/W, t, type R/W, bUS type R/W, o	Block () et 0xD00, 1 offset 0xD0 PEND ffset 0xD0 BASE set 0xD0C, offset 0xD1 offset 0xD1	reset 0x410 IIV 04, reset 0x PENDSV 8, reset 0x0 OFF reset 0xFA 10, reset 0x 110, reset 0x 114, reset 0x 114, reset 0x	F.C231 IP 0000.0000 UNPENDSV RETBASE 000.0000 SET 05.0000 (0000.0000 (0000.0000 0000.0000	PENDSTSET	PENDSTCLR	VEC"		ISRPEND OFFSET	NR			RI CACT SYSRESREQ	EV VECF	VECTRESE

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SYSHND	CTRL, type	R/W, offse	t 0xD24, re	set 0x0000.	0000							1			1
								01/01					USAGE	BUS	MEM
SVC	BUSP	MEMP	USAGEP	TICK	PNDSV		MON	SVCA				USGA		BUSA	MEMA
FAULTST	TAT, type R/\	N1C, offse	t 0xD28, re	set 0x0000.	0000							1			
						DIV0	UNALIGN					NOCP	INVPC	INVSTAT	UNDEI
BFARV			BSTKE	BUSTKE	IMPRE	PRECISE	IBUS	MMARV			MSTKE	MUSTKE		DERR	IERR
HFAULTS	STAT, type R	W1C, offs	set 0xD2C,	reset 0x000	0.0000										
DBG	FORCED														
														VECT	
MMADDF	R, type R/W,	offset 0xD	034, reset -												
							AD	DR							
							AD	DR							
FAULTAD	DDR, type R	/W, offset (0xD38, rese	et -											
							AD	DR							
							AD	DR							
Cortex	-M3 Peri	oherals													
	ry Protec			Register	<i>د</i>										
	E000.E00		(-										
	E, type RO,		90. reset 0	×0000.0800											
	_, ., po,										IRE	GION			
			DRE	 GION											SEPARA
мристр	L, type R/W	offect Ox			1										0217401
WPUCIK	L, type R/W	, onset uxi	D94, reset ()										
															ENIADI
													PRIVDEFEN	HFNMIENA	ENABL
MPUNUN	IBER, type	R/W, offset	t 0xD98, res	set 0x0000.0	0000							1			
														NUMBER	
MPUBAS	SE, type R/W	l, offset 0x	D9C, reset	0x0000.000	0										
							AD	DR							
					ADDR						VALID			REGION	
MPUBAS	SE1, type R/	W, offset 0	xDA4, rese	t 0x0000.00	00										
							AD	DR			_				
					ADDR						VALID			REGION	
MPUBAS	SE2, type R/	W, offset 0	xDAC, rese	t 0x0000.00	00										
							AD	DR							
					ADDR						VALID			REGION	
MPUBAS	E3, type R/	W, offset 0	xDB4, rese	t 0x0000.00	00										
							AD	DR							
					ADDR						VALID			REGION	
MPUATT	R, type R/W	, offset 0xl	DA0, reset (0x0000.000)										
			XN			AP					TEX		S	С	В
			SI	RD								SIZE			ENABL
MPUATT	R1, type R/V	V, offset 0	xDA8, reset	0x0000.00	00										
			XN			AP					TEX		S	С	В
				I RD								SIZE			ENABL
MPUATT	R2, type R/V	V, offset 0			00										1
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	XN			AP					TEX		S	С	В
				 RD						-		SIZE	-	2	ENABL
					0							0.22			
MDIIATT	R3 tune DA														
MPUATT	R3, type R/V	V, offset 03			0	A D					TEV		ŝ	C	P
MPUATT	R3, type R/V	V, offset U	XN	RD	JU	AP					TEX	SIZE	S	С	B ENABL

31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
			12	<u> </u>	10	9	0	· ·	0	5	4	3	2	1	0
-	1 Contro 400F.E000														
	e RO, offse		set - (see pa	age 162)											
		VER													
			MA	JOR							MIN	NOR			
PBORCTI	L, type R/W	, offset 0x0)30, reset 0	x0000.7FF	D (see page	e 164)		_				-		_	
						BOF	RTIM							BORIOR	BORWT
LDOPCTL	L, type R/W	, offset 0x0	34, reset 0:	x0000.0000) (see page	165)									
												 VA	וח		
RIS type	RO, offset	0x050 res	et 0x0000 0	000 (see n:	age 166)							V/	.00		
,				 											
									PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
IMC, type	R/W, offse	t 0x054, res	set 0x0000.	0000 (see	bage 167)										
									PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFIM
MISC, typ	e R/W1C, c	ffset 0x058	8, reset 0x0	000.0000 (see page 1	68)						1			
									PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	
PESC by	pe R/W, offs	ot 0x05C	rosot (soo	page 160)					PLLLIMIS	CLINIS	IOFINIS	MOFINIS	LDOIVIIS	BURINIS	
K⊑30, tyj			16361 - (366												
										LDO	SW	WDT	BOR	POR	EXT
RCC, type	e R/W, offse	et 0x060, re	eset 0x0780	.3AC0 (see	e page 170)							1			
				ACG		SYS	DIV		USESYSDIV						
		PWRDN	OEN	BYPASS	PLLVER		X	TAL		OSC	SRC	IOSCVER	MOSCVER	IOSCDIS	MOSCOIS
PLLCFG,	type RO, o	ffset 0x064	, reset - (se	e page 173	3)										,
						_							_		
		D/M offer	4 Oxd 4 4	at 0×0700	0000 (000	F							R		
DOLFCL	<cfg, td="" type<=""><td>R/W, Olise</td><td>t ux 144, 165</td><td></td><td>oooo (see</td><td>page 174)</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></cfg,>	R/W, Olise	t ux 144, 165		oooo (see	page 174)									
															IOSC
CLKVCLF	R, type R/W	, offset 0x1	50, reset 0	×0000.0000) (see page	175)						1			
															VERCLR
LDOARS	T, type R/W	offset 0x1	60, reset 0:	x0000.0000	(see page	176)		_				-			
															1
	• DC + "	4 0×00 /		477)											LDOARS
טוטז, type	e RO, offse	t 0x004, re: ER	set - (see pa	age 177)	-	AM					DAF	RTNO			
	V	_1\			г.				TEMP			KG	ROHS	OI.	JAL
DC0. type	e RO, offset	0x008. res	et 0x000F.0	 0007 (see p	age 179)			1							
		.,		('F	5 .,		SRA	MSZ							
							FLA	SHSZ							
DC1, type	e RO, offset	0x010, res	et 0x0000.	709F (see p	age 180)										
		YSDIV						MPU			PLL	WDT	SWO	SWD	JTAG
DC2, type	e RO, offset	0x014, res	et 0x0707. [,]	1013 (see p	· ·	0.51/-	001							T IN	
			1000		COMP2	COMP1	COMP0				00/0		TIMER2	TIMER1	TIMER0
DC3 tur-	e RO, offset	0x010	I2C0	7500 (000	nage 104)						SSI0			UART1	UART0
32KHZ	e RO, OTISË	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0								
	C20		C2MINUS	C10		C1MINUS	COPU	COPLUS	COMINUS						
	010			1 0.0	2200		505	1 - 5. 200							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DC4, type	RO, offset	0x01C, res	set 0x0000.(001F (see	page 186)										
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
RCGC0, ty	/pe R/W, of	fset 0x100	, reset 0x00	0000040 (s	ee page 187	·)									
												WDT			
SCGC0, ty	vpe R/W, of	iset 0x110	, reset 0x00	000040 (se	ee page 188)									
												WDT			
DCGC0, ty	/pe R/W, of	fset 0x120	, reset 0x00	0000040 (s	ee page 189)									
												WDT			
RCGC1, ty	/pe R/W, of	fset 0x104	, reset 0x00	000000 (s	ee page 190))									
					COMP2	COMP1	COMP0						TIMER2	TIMER1	TIMER0
			I2C0								SSI0			UART1	UART0
SCGC1, ty	vpe R/W, of	set 0x114	, reset 0x00	000000 (se	ee page 192)									
					COMP2	COMP1	COMP0						TIMER2	TIMER1	TIMER0
			I2C0								SSI0			UART1	UART0
DCGC1, ty	/pe R/W, of	fset 0x124	, reset 0x00	000000 (s	ee page 194	·)									
					COMP2	COMP1	COMP0						TIMER2	TIMER1	TIMER0
			I2C0								SSI0			UART1	UART0
RCGC2, ty	/pe R/W, of	fset 0x108	, reset 0x00	0000000 (s	ee page 196	i)									
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SCGC2, ty	vpe R/W, of	set 0x118	, reset 0x00	0000000 (se	ee page 197)							-		
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DCGC2, ty	/pe R/W, of	fset 0x128	, reset 0x00	000000 (s	ee page 199))									
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SRCR0, ty	vpe R/W, off	set 0x040	, reset 0x00	0000000 (se	ee page 201)							-		
												WDT			
SRCR1, ty	pe R/W, off	set 0x044	, reset 0x00	0000000 (se	ee page 202)									
					COMP2	COMP1	COMP0						TIMER2	TIMER1	TIMER0
			I2C0								SSI0			UART1	UART0
SRCR2, ty	vpe R/W, off	set 0x048	, reset 0x00	0000000 (se	ee page 204)							-		
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Internal	Memory	/											-		
Flash M			Register	s (Flash	Control	Offset)									
		• 0×000 **	eset 0x0000	0000											
-wa, type	R/W, onse	t 0x000, re	eset 0x0000												
								05	FSET						
MD from	DMI offer	+ 0×004	ent Aurona	0000				UF							
-мо, туре	R/W, Offse	ι υχυθ4, re	eset 0x0000	.0000			D.4	тл							
							DA								
	D.444						DA	IA							
-мс, type	R/W, offse	t UXU08, re	eset 0x0000	.0000											
							WR	\ ΕΥ				0.000			14/5
												COMT	MERASE	ERASE	WRITE

															16
31	30 14	29 13	28	27	26 10	25	24	23	22	21	20	19	18	17	
15		-	12	11	10	9	8	1	6	5	4	3	2	1	0
CRIS, ty	vpe RO, offse	et 0x00C, i	eset 0x000	0.0000								1			
														DDIO	4.010
				<u> </u>										PRIS	ARIS
CIM, typ	e R/W, offse	et 0x010, re	eset 0x0000	0.0000								1			
														PMASK	AMAS
⁻ CMISC,	type R/W1C	, offset 0x	014, reset 0)x0000.000	0										
														PMISC	AMISC
Interna	I Memory	/													
Flash N	Memory P	rotectio	on Regis	ters (Sy	stem Co	ontrol Of	fset)								
Base 0x	400F.E000														
JSECRL,	type R/W, o	ffset 0x14	0, reset 0x1	18											
											US	EC			
MPRE, t	type R/W, off	set 0x130	reset 0x80	00.00FF											
D	BG							READ_	ENABLE						
							READ_I	ENABLE							
MPPE, t	ype R/W, off	set 0x134	reset 0x00	00.00FF											
							PROG	ENABLE							
							PROG	ENABLE							
GPIO Po GPIO Po GPIO Po	ort B base: ort C base: ort D base: ort E base:	0x4000.6 0x4000.7	000 000 000												
GPIO Po GPIO Po GPIO Po GPIO Po	ort B base: ort C base: ort D base:	0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000)x0000.000(0 (see page	e 232)									
GPIO Po GPIO Po GPIO Po GPIO Po	ort B base: ort C base: ort D base: ort E base:	0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000)x0000.000(0 (see page	e 232)									
GPIO Po GPIO Po GPIO Po GPIO Po	ort B base: ort C base: ort D base: ort E base:	0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000	9x0000.000(0 (see page	e 232)					DA	TA			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT	ort B base: ort C base: ort D base: ort E base:	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x	000 000 000 000 000, reset 0								Dł	TA			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT	ort B base: ort C base: ort D base: ort E base: TA, type R/W	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x	000 000 000 000 000, reset 0								DA	 \TA			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT	ort B base: ort C base: ort D base: ort E base: TA, type R/W	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x	000 000 000 000 000, reset 0									IR			
gpio po gpio po gpio po gpiodat gpiodat	ort B base: ort C base: ort D base: ort E base: TA, type R/W	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x4	000 000 000 000, reset 0 0, reset 0x0	0000.0000 (see page 2	233)									
gpio po gpio po gpio po gpiodat gpiodat	ort B base: ort C base: ort C base: ort E base: CA, type R/W , o	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x4	000 000 000 000, reset 0 0, reset 0x0	0000.0000 (see page 2	233)									
gpio po gpio po gpio po gpiodat gpiodat	ort B base: ort C base: ort C base: ort E base: CA, type R/W , o	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x4	000 000 000 000, reset 0 0, reset 0x0	0000.0000 (see page 2	233)					D				
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT GPIODIR	ort B base: ort C base: ort C base: ort E base: CA, type R/W , o	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x4002.4 ffset 0x404 set 0x404,	000 000 000 000, reset 0 0, reset 0x0 reset 0x00	0000.0000 (000.0000 (se	isee page 2	4)					D	IR			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT GPIODIR	ort B base: ort C base: ort D base: ort E base: A, type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x4002.4 ffset 0x404 set 0x404,	000 000 000 000, reset 0 0, reset 0x0 reset 0x00	0000.0000 (000.0000 (se	isee page 2	4)					D	IR			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT GPIODIR	ort B base: ort C base: ort D base: ort E base: A, type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x4002.4 ffset 0x404 set 0x404,	000 000 000 000, reset 0 0, reset 0x0 reset 0x00	0000.0000 (000.0000 (se	isee page 2	4)					D	IR			
GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIOIS, t	ort B base: ort C base: ort D base: ort E base: A, type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x400 iffset 0x404 iset 0x404,	000 000 000 000, reset 0 0, reset 0x0 reset 0x00 8, reset 0x0	0000.0000 (se	see page 23	233) 4) 235)					D	IR S			
GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIOIS, t	ort B base: ort C base: ort D base: rA, type R/W, off ype R/W, off , type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x400 iffset 0x404 iset 0x404,	000 000 000 000, reset 0 0, reset 0x0 reset 0x00 8, reset 0x0	0000.0000 (se	see page 23	233) 4) 235)					D	IR S			
GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIODIR GPIOIBE	ort B base: ort C base: ort D base: rA, type R/W, off ype R/W, off , type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x400 iffset 0x404 iset 0x404,	000 000 000 000, reset 0 0, reset 0x0 reset 0x00 8, reset 0x0	0000.0000 (se	see page 23	233) 4) 235)					I I	IR S			
GPIO PC GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIOIS, t GPIOIS, t	ort B base: ort C base: ort D base: rA, type R/W, off ype R/W, off , type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x400 ffset 0x404 ffset 0x404 ffset 0x404	000 000 000 000 000, reset 0 0, reset 0x0 reset 0x00 8, reset 0x0	0000.0000 (se	see page 23 see page 23 see page 2	233) 4) 235) 236)					I I	IR S S SE			
GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIOIS, t GPIOIS, t	type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x400 ffset 0x404 ffset 0x404 ffset 0x404	000 000 000 000 000, reset 0 0, reset 0x0 reset 0x00 8, reset 0x0	0000.0000 (se	see page 23 see page 23 see page 2	233) 4) 235) 236)					I I	IR S S SE			
GPIO PC GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIOIS, t GPIOIS, t	type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 , offset 0x400 ffset 0x404 ffset 0x404 ffset 0x404	000 000 000 000 000, reset 0 0, reset 0x0 reset 0x00 8, reset 0x0	0000.0000 (se	see page 23 see page 23 see page 2	233) 4) 235) 236)					D I I I I I I I I I I I I I I I I I I I	IR S S SE			
GPIO PC GPIO PC GPIO PC GPIODAT GPIODAT GPIODIR GPIOIBE	type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x400.7 ffset 0x404 set 0x404, ffset 0x404 ffset 0x404 ffset 0x400	000 000 000 000, reset 0 0, reset 0x0 reset 0x00 8, reset 0x00 C, reset 0x00	0000.0000 (se	isee page 23 see page 23 see page 2 see page 2 see page 2	 233) 4) 235) 236) 236) 237) 					D I I I I I I I I I I I I I I I I I I I	 R S SE SE SE			
GPIO PC GPIO PC GPIO PC GPIODAT GPIODIR GPIOIS, t GPIOIBE, GPIOIEV,	type R/W, of	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x400.7 ffset 0x404 set 0x404, ffset 0x404 ffset 0x404 ffset 0x400	000 000 000 000, reset 0 0, reset 0x0 reset 0x00 8, reset 0x00 C, reset 0x00	0000.0000 (se	isee page 23 see page 23 see page 2 see page 2 see page 2	 233) 4) 235) 236) 236) 237) 					D I I I I I I I I I I I I I I I I I I I	 R S SE SE SE			
GPIO PC GPIO PC GPIO PC GPIODAT GPIODAT GPIODIR GPIOIBE	type R/W, of	0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x400.7 ffset 0x404 set 0x404, ffset 0x404 ffset 0x404 ffset 0x400	000 000 000 000, reset 0 0, reset 0x0 reset 0x00 8, reset 0x00 C, reset 0x00	0000.0000 (se	isee page 23 see page 23 see page 2 see page 2 see page 2	 233) 4) 235) 236) 236) 237) 						 R S SE SE SE			
GPIO PC GPIO PC GPIO PC GPIODAT GPIODAT GPIODIR GPIOIBE, GPIOIEV, GPIOIEV,	type R/W, of	0x4000.5 0x4000.6 0x4000.7 0x4002.4 (offset 0x400 (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404)	000 000 000 000, reset 0 0, reset 0x00 8, reset 0x00 c, reset 0x00 , reset 0x00	0000.0000 (se	isee page 23 ee page 23 see page 23 isee page 2 isee page 23 ee page 23 ee page 23	233) 4) 						 R 			
GPIO PC GPIO PC GPIO PC GPIODAT GPIODAT GPIODIR GPIOIBE, GPIOIEV, GPIOIEV,	ort B base: ort C base: ort D base: ort E base: 'A, type R/W, off ype R/W, off type R/W, off type R/W, off type R/W, off type R/W, off type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 (offset 0x400 (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404)	000 000 000 000, reset 0 0, reset 0x00 8, reset 0x00 c, reset 0x00 , reset 0x00	0000.0000 (se	isee page 23 ee page 23 see page 23 isee page 2 isee page 23 ee page 23 ee page 23	233) 4) 						 R 			
3PIO PC 3PIO PC 3PIO PC 3PIO PC 3PIODAT 3PIODAT 3PIODIR 3PIOIBE, 3PIOIBE, 3PIOIEV, 3PIOIEV,	ort B base: ort C base: ort D base: ort E base: 'A, type R/W, off ype R/W, off type R/W, off type R/W, off type R/W, off type R/W, off type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 (offset 0x400 (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404)	000 000 000 000, reset 0 0, reset 0x00 8, reset 0x00 c, reset 0x00 , reset 0x00	0000.0000 (se	isee page 23 ee page 23 see page 23 isee page 2 isee page 23 ee page 23 ee page 23	233) 4) 						 R 			
3PIO PC 3PIO PC 3PIO PC 3PIO PC 3PIODAT 3PIOIS, t 3PIOIS, t 3PIOIEV, 3PIOIEV, 3PIOIEV, 3PIOIES, 3PIOIES,	ort B base: ort C base: ort D base: ort E base: 'A, type R/W, off ype R/W, off type R/W, off type R/W, off type R/W, off type R/W, off type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 iffset 0x400.7 iffset 0x404 iffset 0x404 iffset 0x404 iffset 0x404 iffset 0x404 iffset 0x410 ifset 0x414 ifset 0x414	000 000 000 000, reset 0 0, reset 0x00 8, reset 0x00 c, reset 0x00 , reset 0x00 8, reset 0x00 0, reset 0x00	0000.0000 (se	isee page 23 see page 23 see page 23 see page 2 see page 2 see page 2 see page 2	233) 4) (35) (36) (36) (38) (39) (10) (1						 R S S S			
3PIO PC 3PIO PC 3PIO PC 3PIO PC 3PIODAT 3PIOIS, t 3PIOIS, t 3PIOIEV, 3PIOIEV, 3PIOIEV, 3PIOIES, 3PIOIES,	ort B base: ort C base: ort D base: ort E base: 'A, type R/W, off ype R/W, off type R/W, off type R/W, off type R/W, off type R/W, off	0x4000.5 0x4000.6 0x4000.7 0x4002.4 iffset 0x400.7 iffset 0x404 iffset 0x404 iffset 0x404 iffset 0x404 iffset 0x404 iffset 0x410 ifset 0x414 ifset 0x414	000 000 000 000, reset 0 0, reset 0x00 8, reset 0x00 c, reset 0x00 , reset 0x00 8, reset 0x00 0, reset 0x00	0000.0000 (se	isee page 23 see page 23 see page 23 see page 2 see page 2 see page 2 see page 2	233) 4) (35) (36) (36) (38) (39) (10) (1						 R S S S			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOAFSE	EL, type R/	N, offset 0	x420, reset	- (see page	e 241)	1		1						1	
											AFS	SEL			
GPIODR2F	R, type R/W	, offset 0x	500, reset 0)x0000.00F	F (see page	e 243)		1							
											DR	.V2			
GPIODR4F	R, type R/W	, offset 0x	504, reset 0)x0000.000	0 (see page	e 244)		1							
											DR	V4			
GPIODR8F	R, type R/W	, offset 0x	508, reset 0) x0000.000	0 (see page	e 245)									
											DR	V8			
GPIOODR,	, type R/W,	offset 0x5	iOC, reset 0	x0000.0000) (see page	246)									
											O	DE			
GPIOPUR,	, type R/W,	offset 0x5	10, reset 0x	0000.00FF	(see page	247)	-								
											PL	JE			
GPIOPDR,	, type R/W,	offset 0x5	14, reset 0x	0000.0000	(see page :	248)									
											P	DE			
GPIOSLR,	, type R/W,	offset 0x5 [.]	18, reset 0x	0000.0000	(see page 2	249)									
											SF	RL			
GPIODEN,	, type R/W,	offset 0x5	1C, reset 0x	x0000.00FF	(see page	250)		1							
											DE	ĒN			
GPIOPerip	ohlD4, type	RO, offset	t 0xFD0, res	set 0x0000.	.0000 (see p	bage 251)									
											PI	D4			
GPIOPerip	ohlD5, type	RO, offset	t 0xFD4, res	set 0x0000.	.0000 (see p	bage 252)									
											PI	D5			
GPIOPerip	ohID6, type	RO, offset	t 0xFD8, res	set 0x0000.	.0000 (see p	bage 253)	8								
											PI	D6			
GPIOPerip	ohlD7, type	RO, offset	t 0xFDC, res	set 0x0000	.0000 (see	page 254)									
											PI	7			
GPIOPerip	ohlD0, type	RO, offset	t 0xFE0, res	set 0x0000.	.0061 (see p	age 255)									
											PI	D0			
GPIOPerip	ohID1, type	RO, offset	t 0xFE4, res	set 0x0000.	.0000 (see p	age 256)									
											PII	D1			
GPIOPerip	ohID2, type	RO, offset	t 0xFE8, res	set 0x0000.	.0018 (see p	age 257)		1							
					、 - I	- /									
											PI	02			
GPIOPerin	ohlD3, type	RO, offset	t 0xFEC, res	set 0x0000	.0001 (see	page 258)		1							
		, 011361	20, 16												
											PII	3			
											r II				

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOPCe	IIID0, type I	RO, offset	0xFF0, rese	et 0x0000.00	00D (see p	age 259)									
											CI	D0			
GPIOPCe	IIID1, type I	RO, offset	0xFF4, rese	et 0x0000.00	0F0 (see p	age 260)									
											CI	D1			
GPIOPCe	IIID2, type I	RO, offset	0xFF8, rese	et 0x0000.00	005 (see pa	age 261)									
											CI	D2			
GPIOPCe	IIID3, type I	RO, offset	0xFFC, rese	et 0x0000.0	0B1 (see p	age 262)									
											CI	D3			
Timer0 b Timer1 b	al-Purpos base: 0x40 base: 0x40 base: 0x40	03.0000 03.1000	5												
GPTMCFC	G, type R/W	l, offset 0x	000, reset 0	x0000.0000) (see page	e 275)						-			
														GPTMCFG	
GPTMTAN	MR, type R/	W, offset 0	x004, reset	0x0000.00	00 (see pag	ge 276)									
												TAAMS	TACMR	TA	MR
GPTMTB	MR, type R/	W, offset 0	x008, reset	0x0000.00	00 (see pa	ge 278)									
												TBAMS	TBCMR	TB	MR
GPTMCTL	L, type R/W	, offset 0x0	00C, reset 0	x0000.0000) (see page	e 280)									
	TBPWML			TBE\	/ENT	TBSTALL	TBEN		TAPWML		RTCEN	TAE\	/ENT	TASTALL	TAEN
GPTMIMR	R, type R/W	offset 0x0	18, reset 0	x0000.0000	(see page	283)									
		1													
					CBEIM	CBMIM	твтоім					RTCIM	CAEIM	CAMIM	TATOIN
GPTMRIS	, type RO,	offset 0x01	C, reset 0x	0000.0000			TBTOIM					RTCIM	CAEIM	CAMIM	TATOIM
GPTMRIS	i, type RO, d	offset 0x01	C, reset 0x	0000.0000			TBTOIM					RTCIM	CAEIM	CAMIM	TATOIM
GPTMRIS	s, type RO, e	offset 0x01	C, reset 0x	0000.0000		285)	TBTOIM					RTCIM RTCRIS	CAEIM	CAMIM	
				0000.0000 ((see page 2 CBERIS	285) CBMRIS									
					(see page 2 CBERIS	285) CBMRIS									
					(see page 2 CBERIS (see page 2	285) CBMRIS	TBTORIS						CAERIS		TATORIS
GPTMMIS	S, type RO,	offset 0x02	20, reset 0x		(see page 2 CBERIS (see page 2 CBEMIS	285) CBMRIS 286) CBMMIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMMIS	S, type RO,	offset 0x02	20, reset 0x	0000.0000 ((see page 2 CBERIS (see page 2 CBEMIS	285) CBMRIS 286) CBMMIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMMIS	S, type RO,	offset 0x02	20, reset 0x	0000.0000 ((see page 2 CBERIS (see page 2 CBEMIS) (see page	285) CBMRIS 286) CBMMIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMMIS GPTMICR	S, type RO,	offset 0x02	20, reset 0x 024, reset 0	0000.0000 ((see page 2 CBERIS (see page 2 CBEMIS 0 (see page CBECINT	285) CBMRIS 286) CBMMIS 287) CBMCINT	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMMIS GPTMICR	S, type RO,	offset 0x02	20, reset 0x 024, reset 0	0000.0000 ((see page 2 CBERIS (see page 2 CBEMIS 0 (see page CBECINT	285) CBMRIS 286) CBMMIS 287) CBMCINT	TBTORIS	RH				RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMMIS GPTMICR	S, type RO,	offset 0x02	20, reset 0x 024, reset 0	0000.0000 ((see page 2 CBERIS (see page 2 CBEMIS 0 (see page CBECINT	285) CBMRIS 286) CBMMIS 287) CBMCINT	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATORIS
gptmmis gptmicr gptmtai	R, type RO,	offset 0x02 , offset 0x1 W, offset 0	20, reset 0x D24, reset 0 x028, reset	0000.0000 ((see page 2 CBERIS (see page 2 CBEMIS 0 (see page CBECINT FF (see page	285) CBMRIS 286) CBMMIS 287) CBMCINT age 289)	TBTORIS TBTOMIS TBTOCINT TAIL					RTCRIS	CAERIS	CAMRIS	TATORIS
gptmmis gptmicr gptmtai	R, type RO,	offset 0x02 , offset 0x1 W, offset 0	20, reset 0x D24, reset 0 x028, reset	0000.0000 (x0000.0000	(see page 2 CBERIS (see page 2 CBEMIS 0 (see page CBECINT FF (see page	285) CBMRIS 286) CBMMIS 287) CBMCINT age 289)	TBTORIS TBTOMIS TBTOCINT TAIL					RTCRIS	CAERIS	CAMRIS	TATORIS
gptmmis gptmicr gptmtai	R, type RO,	offset 0x02 , offset 0x1 W, offset 0	20, reset 0x D24, reset 0 x028, reset	0000.0000 (x0000.0000	(see page 2 CBERIS (see page 2 CBEMIS 0 (see page CBECINT FF (see page	285) CBMRIS 286) CBMMIS 287) CBMCINT age 289)	TBTORIS TBTOMIS TBTOCINT TAIL	_RL				RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMIIS GPTMICR GPTMTAII GPTMTBI	S, type RO, R, type W1C LR, type R/	offset 0x02 , offset 0x0 W, offset 0 W, offset 0	20, reset 0x 224, reset 0 x028, reset x02C, reset	0000.0000 (xx0000.0000 xx0000.0000 t 0xFFFF.FF	(see page 2 CBERIS (see page 2 CBEMIS 0 (see page CBECINT FFF (see page FFF (see page	285) CBMRIS 286) CBMMIS 287) CBMCINT age 289)	TBTORIS TBTOMIS TBTOCINT TAIL TAIL TAIL	_RL				RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMIIS GPTMICR GPTMTAI	S, type RO, R, type W1C LR, type R/	offset 0x02 , offset 0x0 W, offset 0 W, offset 0	20, reset 0x 224, reset 0 x028, reset x02C, reset	0000.0000 (xx0000.0000 xx0000.0000 t 0xFFFF.FF	(see page 2 CBERIS (see page 2 CBEMIS 0 (see page CBECINT FFF (see page FFF (see page	285) CBMRIS 286) CBMMIS 287) CBMCINT age 289) age 290)	TBTORIS TBTOMIS TBTOCINT TAIL TAIL TAIL	_RL LRL				RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMICR GPTMICR GPTMTAI	S, type RO, R, type W1C LR, type R/	offset 0x02 , offset 0x0 W, offset 0 W, offset 0	20, reset 0x 224, reset 0 x028, reset x02C, reset	0000.0000 (xx0000.0000 xx0000.0000 t 0xFFFF.FF	(see page 2 CBERIS (see page 2 CBEMIS 0 (see page CBECINT FFF (see page FFF (see page	285) CBMRIS 286) CBMMIS 287) CBMCINT age 289) age 290)	TBTORIS TBTOMIS TBTOCINT TAIL TAIL TAIL TBI	_RL _RL IRH				RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMICR GPTMICR GPTMTAI GPTMTBI	R, type RO, R, type W1C LR, type R/	offset 0x02 , offset 0x0 W, offset 0 W, offset 0 W, offset 0	20, reset 0x D24, reset 0 x028, reset x028, reset x022C, reset ffset 0x030,	0000.0000 (0000.0000 (0000.0000 0000.FFF.FF t 0x0000.FF	(see page 2 CBERIS (see page 2 CBEMIS) (see page CBECINT FF (see page FFF (see page FFF (see page)	285) CBMRIS 286) CBMMIS 287) CBMCINT age 289) age 290)	TBTORIS TBTOMIS TBTOCINT TAIL TAIL TAIL TAIL 1) TAM TAM	_RL _RL IRH				RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMICR GPTMICR GPTMTAI GPTMTBI GPTMTAM	R, type RO, R, type W1C LR, type R/	offset 0x02 , offset 0x0 W, offset 0 W, offset 0 W, offset 0	20, reset 0x D24, reset 0 x028, reset x028, reset x022C, reset ffset 0x030,	0000.0000 (0000.0000 (0000.0000 0000.FFF.FF t 0x0000.FF	(see page 2 CBERIS (see page 2 CBEMIS) (see page CBECINT FF (see page FFF (see page FFF (see page)	285) CBMRIS 286) CBMMIS 287) CBMCINT age 289) age 290) see page 29	TBTORIS TBTOMIS TBTOCINT TAIL TAIL TAIL TAIL 1) TAM TAM	_RL _RL IRH				RTCRIS	CAERIS	CAMRIS	TATOMIS

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													_		
GPTMTA	PR, type R/V	v, onset u	kuso, reset	0x0000.000	uu (see pag	e 293)									
											TAF	PSR			
GPTMTB	PR, type R/	N, offset 0	x03C, reset	0x0000.00	00 (see pag	je 294)									
											TBF	PSR			
GPTMTA	PMR, type R	/W, offset	0x040, res	et 0x0000.0	0000 (see pa	age 295)									
											TAP	I SMR			
COTMTR	DMD from D		0×044 ×00		000 (222 22	206)					17.4				
GPTWITE	PMR, type F	av, onset	0.044, 165		looo (see pa	age 290)									
											TBP	SMR			
GPTMTA	R, type RO,	offset 0x04	48, reset 0>	FFFF.FFF	(see page	297)									
							TA	RH							
							TA	RL							
GPTMTB	R, type RO,	offset 0x0	4C, reset 0	x0000.FFFI	F (see page	298)									
							TP	I IRL							
10/							16								
	dog Time														
Base 0x	4000.0000														
WDTLOA	D, type R/W	, offset 0x	000, reset (xFFFF.FFF	F (see page	e 303)									
							WDT	Load							
							WDT	Load							
WDTVAL	UE, type RC	, offset 0x	004, reset	0xFFFF.FF	F (see pag	e 304)									
						,	WDT	Value							
								Value							
WDTOTI			0	0000 0000	(05)		Value							
WDICIL	, type R/W, o	Sinset uxuu	o, reset ux		(see page 3	05)									
														RESEN	INTEN
WDTICR,	type WO, o	ffset 0x000	C, reset - (s	ee page 30	6)										
							WDT	IntClr							
							WDT	IntClr							
WDTRIS,	type RO, of	fset 0x010	, reset 0x0	000.0000 (s	ee page 30	7)									
															WDTRIS
WDTMIC	turne DO. et	fe et 0x044		000.0000./c	200 0000 20	0)									
WD 11013,	type RO, of	13et 0X014	, reset uxu	000.0000 (8	see page 30	0)									
															WDTMIS
WDTTES	T, type R/W,	offset 0x4	18, reset 0	x0000.0000	(see page	309)									
							STALL								
WDTLOC	K, type R/W	, offset 0x	C00, reset	0x0000.000	0 (see page	e 310)									
							WD1	Lock							
								Lock							
WDTDar	phID4, type			of 020000	0000 /000 -	000 211)	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,								
WDTPeri	рпіюч, туре	NO, UNSET	UXFDU, res		uuu (see p	aye 311)									
											PI	D4			
WDTPeri	phID5, type	RO, offset	0xFD4, res	et 0x0000.	0000 (see p	age 312)									
											PI	D5			
WDTPeri	phID6, type	RO, offset	0xFD8, res	et 0x0000.	0000 (see p	age 313)									
											PI	l D6			
								1			E I				

04	00	00	00	07	00	05	04	00	00	04	00	40	40	47	40
31 15	30 14	29 13	28 12	27	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18	17 1	16 0
	phID7, type						0	,	0	5	-	5	2		0
ND II CII	pinor, type	110, 011301			0000 (300	page 514)									
											PI	 D7			
NDTPeri	phID0, type	RO, offset	0xFF0, res	set 0x0000.0	0005 (see r	age 315)		1							
	p	, 0			(000 p	Juge e ley									
											PI	 D0			
WDTPori	phID1, type	RO offect	OvEE4 ros	et 0x0000	0018 (see r	200 316)									
	piner, type	110, 011301	0,1 24,103			lage 510)									
											PI	 D1			
WDTPori	phID2, type	PO offect	OvEE8 ros		0018 (see r	200 317)									
wbiren	philoz, type	RO, Olisei	UXFE0, Tes		0010 (See p	Jaye 317)									
												D2			
		DO - 6 4	A		0004 (040					PI	D2			
wDTPerij	phID3, type	RO, offset	UXFEC, res	set uxuuuu.	0001 (see	page 318)		1							
												02			
WDTDO		0				040					PI	D3			
WDIPCe	IIID0, type R	U, offset (XFFU, rese	et UXU000.00	טט (see pa	age 319)									
						0051					CI	D0			
WDTPCe	IIID1, type R	O, offset ()xFF4, rese	et 0x0000.00)F0 (see pa	age 320)									
											CI	D1			
WDTPCe	IIID2, type R	O, offset ()xFF8, rese	et 0x0000.00)05 (see pa	age 321)									
											CI	D2			
WDTPCe	IIID3, type R	O, offset ()xFFC, rese	et 0x0000.0	0B1 (see p	age 322)									
											CI	D3			
UARTO I	sal Asyn base: 0x40 base: 0x40	00.C000	ıs Recei	vers/Tra	nsmitte	rs (UAR1	īs)								
	, type R/W, o		0. reset 0x	0000.0000	(see nage 3	331)									
	, , , , , , , , , , , , , , , , , , , ,				(ooo pago c										
				OE	BE	PE	FE				D4				
	R/UARTECF	type RO	offset 0x0					3)			5,				
OANTRO	IVUARTEO!	, type ito	, onset oxo			(1(6203) (3		5) 							
												OE	BE	PE	FE
	R/UARTECF		offect 0x0	 04_reset 0	×0000 000	(Mritoc) (c	200 0200 33	3)					DL		
UARTING	NUARTEOR	, type wo	, onset oxo		x0000.0000	o (vviites) (s	ee page 55	is) I							
											D/				
	ture 20	Ha at 0 - 0 11				25)					DA	TA			
UARTER,	type RO, of	riset uxu18	o, reset ux0	000.0090 (s	ee page 3	oo)									
											D.)	DUCCU			
								TXFE	RXFF	TXFF	RXFE	BUSY			
	D, type R/W	/, offset 0x	u24, reset (UX0000.000	u (see pag	e 337)									
UARTIBR															
UARTIBR							DIV	/INT							
	RD, type R/V	V, offset 0	x028, reset	0x0000.000	00 (see pag	je 338)									
	RD, type R/V	V, offset 0	x028, reset	0x0000.000	00 (see pag	je 338)									
	RD, type R/V	V, offset 0	x028, reset	0x0000.000	00 (see pag	ge 338)						DIVF	RAC		
UARTFBI	RD, type R/V RH, type R/V											DIVF	RAC		
UARTFBI												DIVF	RAC		

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UARTCTL	L, type R/W,	offset 0x0	30, reset 0>	<0000.0300	(see page	341)									
						RXE	TXE	LBE							UARTEN
UARTIFL	S, type R/W,	offset 0x0	34, reset 0	x0000.0012	2 (see page	343)									
											RXIFLSEL			TXIFLSEI	
UARTIM,	type R/W, o	ffset 0x038	8, reset 0x0	000.0000 (i	see page 34	15)									
					OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
	, type RO, o	ffact 0x02	C react 0x(FEIN		KTIW	I AIIVI	RAIIVI				
UARTRIS	, type KO, O	inset 0x03	C, TESEL UAL		(see page 5	47)									
					OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				
UARTMIS	S, type RO, c	offset 0x04	0. reset 0x0	000.0000			. Erde	1 2140	11110		route				
	.,.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		-,			,									
					OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS				
UARTICR	R, type W1C,	offset 0x0	44, reset 0x	x0000.0000	(see page	349)	1		1	1					
					OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				
UARTPer	iphID4, type	RO, offse	t 0xFD0, re	set 0x0000	.0000 (see	page 351)									
											PI	D4			
UARTPer	iphID5, type	RO, offse	t 0xFD4, re	set 0x0000	.0000 (see	page 352)									
											PI	D5			
UARTPer	riphID6, type	RO, offse	t 0xFD8, re	set 0x0000	.0000 (see	page 353)									
		DO			0000 (PI	D6			
UARIPE	riphID7, type	RU, offse	t uxfdc, re	set uxuuui	J.0000 (see	page 354)									
											PI	דר			
	iphID0, type	RO offse	t0xEE0 re		0011 (see	nage 355)						51			
OAITTE	ipinibo, type	110, 0130				page 555)									
											PI	D0			
UARTPer	iphID1, type	RO. offse	t 0xFE4. re:	set 0x0000	.0000 (see	page 356)						-			
		-,	, .												
											PI	D1			
UARTPer	iphID2, type	RO, offse	t 0xFE8, re	set 0x0000	.0018 (see	page 357)									
											PI	02			_
UARTPer	riphID3, type	RO, offse	t 0xFEC, re	set 0x0000	0.0001 (see	page 358)									
											PI	D3			
UARTPC	ellID0, type	RO, offset	0xFF0, rese	et 0x0000.0	000D (see p	age 359)									
											CI	D0			
UARTPC	ellID1, type	RO, offset	0xFF4, rese	et 0x0000.0	00F0 (see p	age 360)									
											CI	U1			
UARTPC	ellID2, type	RO, offset	0xFF8, rese	et 0x0000.(0005 (see p	age 361)									
												D2			
											CI	D2			

31	30	29	28	27	26	25	24	23	22	21	20	19	10	17	16
15	14	13	12	11	10	25 9	8	7	6	5	4	3	18 2	17	0
			0xFFC, res				Ū		Ū	•			-		
		,				,									
											CI	D3			
Svnchro	onous Se	erial Inte	erface (S	SI)				1							
	e: 0x4000.			,											
SSICR0, ty	pe R/W, off	set 0x000	, reset 0x00	000.0000 (s	ee page 37	6)									
			so	CR				SPH	SPO	FI	RF		DS	SS	
SSICR1, ty	pe R/W, off	set 0x004	, reset 0x00	000.0000 (s	ee page 37	8)									
												SOD	MS	SSE	LBM
SSIDR, typ	e R/W, offs	et 0x008,	reset 0x000	00.0000 (se	e page 380)		-				-			
							DA	ATA							
SSISR, typ	e RO, offse	et 0x00C, r	reset 0x000	0.0003 (see	e page 381)										
											BSY	RFF	RNE	TNF	TFE
SSICPSR,	type R/W, c	offset 0x01	10, reset 0x	0000.0000	(see page 3	383)						1			
											CDS	 DVSR			
SSIIM turn	B/W offer	+ 0×014	eset 0x000	0.0000 (000	2000 204)						CF3	DV3R			
SSIIM, type	e R/W, Olise	st 0x014, 1	esel 0x000	0.0000 (See	e page 364)										
												TXIM	RXIM	RTIM	RORIM
SSIRIS, tvr	oe RO, offs	et 0x018.	reset 0x000	0.0008 (se	e page 386)									
					e page eee,	/									
												TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, typ	pe RO, offs	et 0x01C,	reset 0x00	l 00.0000 (se	e page 387	·)						1			
												TXMIS	RXMIS	RTMIS	RORMIS
SSIICR, typ	pe W1C, off	fset 0x020	, reset 0x00	000.0000 (s	ee page 38	8)									
														RTIC	RORIC
SSIPeriphl	D4, type R	D, offset 0	xFD0, rese	t 0x0000.00	000 (see pa	ge 389)									
											PI	D4			
SSIPeriphl	D5, type R	O, offset 0	xFD4, rese	t 0x0000.00	000 (see pa	ge 390)									
											PI	D5			
SSIPeriphl	D6, type R	D, offset 0	xFD8, rese	t 0x0000.00)00 (see pa	ge 391)						1			
CCIDerinhi	DZ france DA	D offeet 0			000 (222 22	202)					PI	D6			
soreriphi	J, type R	J, Offset 0	xFDC, rese	n uxuuuu.0	uuu (see pa	iye 392)									
											DI	 D7			
SSIPerinhl	D0 type P		xFE0, rese	t 0x0000 or	122 (see no	de 393)		1			FI				
ooir eriphi	Do, type R	onset u	LU, TESE		,≂≂ (see pa	96 393)									
											PI	D0			
SSIPerinhl	D1, type P(D. offset A	xFE4, rese	t 0x0000 00)00 (see na	ae 394)		1			1-1				
con supili	_ 1, type R	., 011301 0			ee (occ pa	90 007)									
											PI	 D1			
SSIPeriphi	D2. type R	D. offset 0	xFE8, rese	t 0x0000.00)18 (see pa	ae 395)		1							
	_, ., po n	.,	,		- (200 pu										

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSIPeriph	ID3, type R	O, offset 0	xFEC, rese	t 0x0000.0	001 (see pa	ge 396)		1							
SSIPCellIF	0 type RC	offset Ox	FF0 reset (0×0000 000	D (see pag	e 397)					PI	D3			
	, type ne	, oneer exi	10,10001		(see pag										
											CI	D0			
SSIPCellIC	01, type RO	, offset 0xl	FF4, reset (0x0000.00F	•0 (see page	e 398)									
					- /						CI	D1			
SSIPCelliL	02, type RO	, offset Uxi	FF8, reset (0x0000.000	15 (see page	9 399)									
											CI	 D2			
SSIPCellIC	03, type RC	, offset 0xl	FFC, reset	0x0000.001	B1 (see pag	e 400)		1							
											CI	D3			
	egrated	Circuit	(I ² C) Inte	erface											
I ² C Mas															
	e: 0x4002														
IZCINISA, t <u>i</u>	ype R/W, of	riset uxuuu	, reset uxu	000.0000											
											SA				R/S
I2CMCS, ty	ype RO, off	iset 0x004,	reset 0x00	00.0000 (R	eads)			1							
									BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
I2CMCS, ty	ype WO, of	fset 0x004,	reset 0x00	000.0000 (V	Vrites)										
												ACK	STOP	START	RUN
I2CMDR. t	ype R/W, o	ffset 0x008	. reset 0x0	000.0000								Aon	0101	UIAN	Ron
, .	,,,.		,												
											DA	ATA			
I2CMTPR,	type R/W,	offset 0x00	C, reset 0x	0000.0001	-	-									
			0									TPR			
IZCIVIIMR,	type R/W, o	Sinset 0x010	u, reset ux												
															IM
I2CMRIS, t	type RO, of	fset 0x014,	, reset 0x00	000.0000											
															RIS
I2CMMIS,	type RO, of	ffset 0x018	, reset 0x0	000.0000											
															MIC
I2CMICR	type WO, o	ffset 0x010	C. reset 0x0	000.0000											MIS
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,												
															IC
I2CMCR, t	ype R/W, o	ffset 0x020	, reset 0x0	000.0000											
										SFE	MFE				LPBK


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Circuit	(I ² C) Int	erface											
I ² C Slav															
	se: 0x4002														
I2CSOAR,	, type R/W,	offset 0x8	00, reset 0>	<0000.0000											
												OAR			
I2CSCSR,	type RO, c	offset 0x80	4, reset 0x(0000.0000 (Reads)							0,			
													FBR	TREQ	RREQ
I2CSCSR,	type WO, o	offset 0x80	04, reset 0x	0000.0000 (Writes)										
		ffeat 0x80	8, reset 0x0	000.0000											DA
120301, 1	ype R/W, O	11561 0100	o, reset oxo	000.0000											
											D	I ATA			
I2CSIMR,	type R/W, o	offset 0x80)C, reset 0x	0000.0000				1							
															DATAIM
I2CSRIS, t	type RO, of	fset 0x810), reset 0x0	000.0000											
															DATADIC
	type RO. of	ffeet Ov81	4, reset 0x0	000.0000											DATARIS
120314113,	type KO, O	IISEL UXUI-	+, 16361 070	000.0000											
															DATAMIS
I2CSICR, 1	type WO, o	ffset 0x81	8, reset 0x0	0000.0000											
															DATAIC
	Compa														
	1003.C000		00		/	442)									
ACMIS, ty	pe R/W1C,	onset uxu)00, reset 0:	x0000.0000	(see page	443)									
													IN2	IN1	IN0
ACRIS, ty	pe RO, offs	et 0x004,	reset 0x000)0.0000 (see	e page 444)									
	-														
													IN2	IN1	IN0
ACINTEN,	, type R/W,	offset 0x0	08, reset 0>	<0000.0000	(see page	445)									
4005507				0	A /	- 110)							IN2	IN1	IN0
AUREFUT	∟, type R/V	v, onset 0	x010, reset	0x0000.000	v (see pag	e 440)									
						EN	RNG						VF	REF	
ACSTAT0,	, type RO, d	offset 0x02	20, reset 0x		see page 4		1					1			
														OVAL	
ACSTAT1,	type RO, o	offset 0x04	40, reset Ox	0000.0000 (see page 4	47)									
														OVAL	
ACSTAT2,	, type RO, o	offset 0x06	60, reset 0x	0000.0000 (see page 4	47)									
														OVAL	
														OVAL	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ACCTL0,	type R/W, c	offset 0x024	4, reset 0x0	000.0000 (see page 44	48)									
					ASF	RCP					ISLVAL	IS	EN	CINV	
ACCTL1,	CTL1, type R/W, offset 0x0044, reset 0x0000.0000 (see page 448)														
					ASF	RCP					ISLVAL	IS	EN	CINV	
ACCTL2,	type R/W, c	offset 0x064	4, reset 0x0	000.0000 (see page 44	18)									
					ASF	RCP					ISLVAL	IS	EN	CINV	

C Ordering and Contact Information

C.1 Ordering Information

The figure below defines the full set of potential orderable part numbers for all the Stellaris[®] LM3S microcontrollers. See the Package Option Addendum for the valid orderable part numbers for the LM3S300 microcontroller.



C.2 Part Markings

The Stellaris microcontrollers are marked with an identifying number. This code contains the following information:

- The first line indicates the part number, for example, LM3S9B90.
- In the second line, the first eight characters indicate the temperature, package, speed, revision, and product status. For example in the figure below, IQC80C0X indicates an Industrial temperature (I), 100-pin LQFP package (QC), 80-MHz (80), revision C0 (C0) device. The letter immediately following the revision indicates product status. An X indicates experimental and requires a waiver; an S indicates the part is fully qualified and released to production.
- The remaining characters contain internal tracking numbers.



C.3 Kits

The Stellaris Family provides the hardware and software tools that engineers need to begin development quickly.

- Reference Design Kits accelerate product development by providing ready-to-run hardware and comprehensive documentation including hardware design files
- Evaluation Kits provide a low-cost and effective means of evaluating Stellaris microcontrollers before purchase
- Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box

See the website at www.ti.com/stellaris for the latest tools available, or ask your distributor.

C.4 Support Information


For support on Stellaris products, contact the TI Worldwide Product Information Center nearest you: http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm.

D Package Information

D.1 48-Pin LQFP Package

D.1.1 Package Dimensions

Figure D-1. Stellaris LM3S300 48-Pin LQFP Package




Note: The following notes apply to the package drawing.


- **1.** All dimensions are in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- **3.** Foot length "L" is measured at gage plane 0.25 mm above seating plane.
- 4. L/F: Eftec 64T Cu or equivalent, 0.127 mm (0.005") thick.

	Packa	де Туре	
Symbol	48LD	LQFP	Note
	MIN	MAX	
A	-	1.60	
A ₁	0.05	0.15	
A ₂	-	1.40	
D	9.	00	
D ₁	7.	00	
E	9.	00	
E ₁	7.	00	
L	0.	60	
e	0.	50	
b	0.	22	
theta	0°	- 7°	
ddd	0.	08	
ccc	0.	08	
	JEDEC Reference Drawing		MS-026
	Variation Designator		BBC

D.1.2 Tray Dimensions








D.1.3 Tape and Reel Dimensions





THIS DRAWING CONTAINS INFORMATION THAT IS PROPRIETARY TO C-PAK PTE.LTD.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM3S300-IQN25-C2	NRND	LQFP	PT	48	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	LM3S300 IQN25 PT	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated