

LM3S801 Microcontroller

DATA SHEET

Copyright © 2006 Luminary Micro, Inc.

www.DataSheet4U.com

DS-LM3S801-01

Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2006 Luminary Micro, Inc. All rights reserved. Stellaris and the Luminary Micro logo are trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks, and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 2499 South Capital of Texas Hwy, Suite A-100 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com





October 8, 2006

Table of Contents

Legal	Disclaimers and Trademark Information	. 2
Revisi	on History	18
About	This Document	19
Audiend	ce	19
About T	This Manual	19
Related	I Documents	19
Docum	entation Conventions	19
1.	Architectural Overview	22
1.1	Product Features	22
1.2	Target Applications	26
1.3	High-Level Block Diagram	27
1.4	Functional Overview	28
1.4.1	ARM Cortex [™] -M3	28
1.4.2	Motor Control Peripherals	
1.4.3	Analog Peripherals	
1.4.4	Serial Communications Peripherals	
1.4.5	System Peripherals	
1.4.6	Memory Peripherals	
1.4.7	Additional Features	
1.4.8	Hardware Details	
1.5	System Block Diagram	
2.	ARM Cortex-M3 Processor Core	
2.1	Block Diagram	
2.2	Functional Description	
2.2.1	Serial Wire and JTAG Debug	
2.2.2	Embedded Trace Macrocell (ETM)	
2.2.3	Trace Port Interface Unit (TPIU)	
2.2.4	ROM Table	
2.2.5 2.2.6	Memory Protection Unit (MPU) Nested Vectored Interrupt Controller (NVIC)	
-		
3.	Метогу Мар	
4.	Interrupts	
5.	JTAG Interface	42
5.1		43
5.2	Functional Description	
5.2.1	JTAG Interface Pins	
5.2.2	JTAG TAP Controller	
5.2.3	Shift Registers	
5.2.4	Operational Considerations	
5.3	Initialization and Configuration	
5.4	Register Descriptions	
5.4.1 5.4.2	Instruction Register (IR)	
-	Data Registers	
6.	System Control	
6.1	Functional Description	
6.1.1	Device Identification	52

6.1.2	Reset Control	
6.1.3	Power Control	
6.1.4	Clock Control	
6.1.5	System Control	
6.2	Initialization and Configuration	
6.3	Register Map	
6.4	Register Descriptions	
7.	Internal Memory	
7.1	Block Diagram	
7.2	Functional Description	
7.2.1	SRAM Memory	
7.2.2	Flash Memory	
7.3	Initialization and Configuration	
7.3.1	Changing Flash Protection Bits	
7.3.2	Flash Programming	
7.4	Register Map	
7.5	Register Descriptions	
8.	General-Purpose Input/Outputs (GPIOs) 1	
8.1	Block Diagram	
8.2	Functional Description	
8.2.1	Data Register Operation	
8.2.2	Data Direction	
8.2.3	Interrupt Operation	
8.2.4 8.2.5	Mode Control	
8.2.5 8.2.6	Pad Configuration	
8.3	Initialization and Configuration	
8.4	Register Map	
8.5	Register Descriptions	
	General-Purpose Timers	
9. 9.1	Block Diagram	
9.1	Functional Description	
9.2 9.2.1	GPTM Reset Conditions	
9.2.1	32-Bit Timer Operating Modes	
9.2.2	16-Bit Timer Operating Modes	
9.3	Initialization and Configuration	
9.3.1	32-Bit One-Shot/Periodic Timer Mode	
9.3.2	32-Bit Real-Time Clock (RTC) Mode	155
9.3.3	16-Bit One-Shot/Periodic Timer Mode	155
9.3.4	16-Bit Input Edge Count Mode	
9.3.5	16-Bit Input Edge Timing Mode	
9.3.6	16-Bit PWM Mode	
9.4	Register Map	
9.5	Register Descriptions	158
10.	Watchdog Timer 1	
10.1	Block Diagram	
10.2	Functional Description	
10.3	Initialization and Configuration	
10.4	Register Map	180

	Register Descriptions	
11.	Universal Asynchronous Receivers/Transmitters (UARTs)	
11.1	Block Diagram	
11.2	Functional Description	
11.2.1	Transmit/Receive Logic	
11.2.2	Baud-Rate Generation	
11.2.3	Data Transmission	
11.2.4	FIFO Operation	
11.2.5	Interrupts	
11.2.6	Loopback Operation	
11.3	Initialization and Configuration	
11.4	Register Map	
11.5	Register Descriptions	
12.	Synchronous Serial Interface (SSI)	
12.1	Block Diagram	
12.2	Functional Description	
12.2.1	Bit Rate Generation	
12.2.2	FIFO Operation	
12.2.3	Interrupts	
12.2.4	Frame Formats	
12.3	Initialization and Configuration	
12.4	Register Map	
12.5	Register Descriptions	
13.	Inter-Integrated Circuit (I2C) Interface	
13.1	Block Diagram	
13.2	Functional Description	
13.2.1	I ² C Bus Functional Overview	
13.2.2	Available Speed Modes	
13.3	Initialization and Configuration	
13.4	Register Map	
13.5	Register Descriptions (I2C Master)	
13.6	Register Descriptions (I2C Slave)	
14.	Analog Comparators	305
14.1	Block Diagram	
14.2	Functional Description	
14.2.1	Internal Reference Programming	
110	Initialization and Configuration	
14.3		
14.3 14.4	Register Map	
	Register Map Register Descriptions	
14.4 14.5	Register Descriptions	
14.4	Register Descriptions Pulse Width Modulator (PWM)	
14.4 14.5 15.	Register Descriptions	
14.4 14.5 15. 1	Register Descriptions Pulse Width Modulator (PWM) Block Diagram Functional Description	
14.4 14.5 15. 15.1 15.2	Register Descriptions Pulse Width Modulator (PWM) Block Diagram	
14.4 14.5 15. 15.1 15.2 15.2.1	Register Descriptions Pulse Width Modulator (PWM) Block Diagram Functional Description PWM Timer	
14.4 14.5 15. 15.1 15.2 15.2.1 15.2.2	Register Descriptions	
14.4 14.5 15. 15.1 15.2 15.2.1 15.2.2 15.2.3 15.2.4 15.2.5	Register Descriptions	309 309 317 317 317 317 317 318 318 319 320 320
14.4 14.5 15. 15.1 15.2 15.2.1 15.2.2 15.2.3 15.2.4 15.2.5 15.2.6	Register Descriptions	

15.2.8 15.3 15.4 15.5	Output Control Block Initialization and Configuration Register Map Register Descriptions	. 321 . 322
16.	Quadrature Encoder Interface (QEI)	
16.1	Block Diagram	
16.2	Functional Description	
16.3	Initialization and Configuration	
16.4	Register Map	
16.5	Register Descriptions	
17.	Pin Diagram	
18.	Signal Tables	
19.	Operating Characteristics	
20.	Electrical Characteristics	
20.1	DC Characteristics	
20.1.1	Maximum Ratings	
20.1.2 20.1.3	Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics	
20.1.3	Power Specifications	
20.1.4	Flash Memory Characteristics	
20.1.0	AC Characteristics	
20.2.1	Load Conditions	
-	Clocks	
	Analog Comparator	
	I ² C	
	Synchronous Serial Interface (SSI)	
20.2.6	JTAG and Boundary Scan	. 386
20.2.7	General-Purpose I/O	
20.2.8	Reset	. 388
21.	Package Information	391
Appen	ıdix A. Serial Flash Loader	392
A.1	Interfaces	. 392
A.1.1	UART	. 392
A.1.2	SSI	. 392
A.2	Packet Handling	. 392
A.2.1	Packet Format	
A.2.2	Sending Packets	
A.2.3	Receiving Packets	
A.3	Commands	
A.3.1	COMMAND_PING (0x20)	
A.3.2	COMMAND_GET_STATUS (0x23)	
A.3.3	COMMAND_DOWNLOAD (0x21)	
A.3.4	COMMAND_SEND_DATA (0x24)	
A.3.5	COMMAND_RUN (0x22)	
A.3.6	COMMAND_RESET (0x25)	. 395

Ordering and Contact Information	. 396
Ordering Information	396
Development Kit	396
Company Information	396
Support Information	

List of Figures

Figure 1-1.	Stellaris High-Level Block Diagram	27
Figure 1-2.	LM3S801 Controller System-Level Block Diagram	
Figure 2-1.	CPU Block Diagram	
Figure 2-2.	TPIU Block Diagram	
Figure 5-1.	JTAG Module Block Diagram	
Figure 5-2.	Test Access Port State Machine	
Figure 5-3.	IDCODE Register Format	
Figure 5-4.	BYPASS Register Format	50
Figure 5-5.	Boundary Scan Register Format	51
Figure 6-1.	External Circuitry to Extend Reset	53
Figure 6-2.	Main Clock Tree	
Figure 7-1.	Flash Block Diagram	
Figure 8-1.	GPIO Module Block Diagram	110
Figure 8-2.	GPIO Port Block Diagram	111
Figure 8-3.	GPIODATA Write Example	112
Figure 8-4.	GPIODATA Read Example	112
Figure 9-1.	GPTM Module Block Diagram	148
Figure 9-2.	16-Bit Input Edge Count Mode Example	152
Figure 9-3.	16-Bit Input Edge Time Mode Example	153
Figure 9-4.	16-Bit PWM Mode Example	154
Figure 10-1.	WDT Module Block Diagram	179
Figure 11-1.	UART Module Block Diagram	
Figure 11-2.	UART Character Frame	
Figure 12-1.	SSI Module Block Diagram	
Figure 12-2.	TI Synchronous Serial Frame Format (Single Transfer)	
Figure 12-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	241
Figure 12-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	
Figure 12-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	
Figure 12-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	
Figure 12-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	
Figure 12-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	
Figure 12-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	
Figure 12-10.	MICROWIRE Frame Format (Single Frame)	245
	MICROWIRE Frame Format (Continuous Transfer)	
Figure 12-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	247
	I ² C Block Diagram	
Figure 13-2.	I ² C Bus Configuration	274
Figure 13-3.	Data Validity During Bit Transfer on the I ² C Bus	
Figure 13-4.	START and STOP Conditions	
Figure 13-5.	Complete Data Transfer with a 7-Bit Address	
Figure 13-6.	R/S Bit in First Byte	
Figure 13-7.	Master Single SEND	
Figure 13-8.	Master Single RECEIVE	
Figure 13-9.	Master Burst SEND	
	Master Burst RECEIVE	
Figure 13-11.	Master Burst RECEIVE after Burst SEND	

Figure 13-12.	Master Burst SEND after Burst RECEIVE	280
Figure 13-13.	Slave Command Sequence	281
Figure 14-1.	Analog Comparator Module Block Diagram	305
Figure 14-2.	Structure of Comparator Unit	306
Figure 14-3.	Comparator Internal Reference Structure	307
Figure 15-1.	PWM Module Block Diagram	317
Figure 15-2.	PWM Count-Down Mode	318
Figure 15-3.	PWM Count-Up/Down Mode	319
Figure 15-4.	PWM Generation Example In Count-Up/Down Mode	319
Figure 15-5.	PWM Dead-Band Generator	320
Figure 16-1.	QEI Block Diagram	349
Figure 16-2.	Quadrature Encoder and Velocity Predivider Operation	350
Figure 17-1.	Pin Connection Diagram	365
Figure 20-1.	Load Conditions	381
Figure 20-2.	I ² C Timing	383
Figure 20-3.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	384
Figure 20-4.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	385
Figure 20-5.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	385
Figure 20-6.	JTAG Test Clock Input Timing	387
Figure 20-7.	JTAG Test Access Port (TAP) Timing	387
Figure 20-8.	JTAG TRST Timing	387
Figure 20-9.	External Reset Timing (RST)	389
Figure 20-10.	Power-On Reset Timing	389
Figure 20-11.	Brown-Out Reset Timing	389
Figure 20-12.	Software Reset Timing	389
Figure 20-13.	Watchdog Reset Timing	390
Figure 20-14.	LDO Reset Timing	390
Figure 21-1.	48-Pin LQFP Package	391

List of Tables

Table 0-1.	Documentation Conventions	. 19
Table 3-1.	Memory Map	. 37
Table 4-1.	Exception Types	. 39
Table 4-2.	Interrupts	. 40
Table 5-1.	JTAG Port Pins Reset State	44
Table 5-2.	JTAG Instruction Register Commands	. 48
Table 6-1.	System Control Register Map	. 58
Table 6-2.	VADJ to VOUT	. 72
Table 6-3.	PLL Mode Control	. 84
Table 6-4.	Default Crystal Field Values and PLL Programming	. 84
Table 7-1.	Flash Protection Policy Combinations	. 97
Table 7-2.	Flash Register Map	. 98
Table 8-1.	GPIO Pad Configuration Examples	113
Table 8-2.	GPIO Interrupt Configuration Example	114
Table 8-3.	GPIO Register Map	115
Table 9-1.	16-Bit Timer With Prescaler Configurations	151
Table 9-2.	GPTM Register Map	157
Table 10-1.	WDT Register Map	180
Table 11-1.	UART Register Map	207
Table 12-1.	SSI Register Map	248
Table 13-1.	Examples of I ² C Master Timer Period versus Speed Mode	282
Table 13-2.	I ² C Register Map	
Table 13-3.	Write Field Decoding for I2CMCS[3:0] Field	
Table 14-1.	Comparator 0 Operating Modes	306
Table 14-4.	Internal Reference Voltage and ACREFCTL Field Values	307
Table 14-2.	Comparator 1 Operating Modes	
Table 14-3.	Comparator 2 Operating Modes	
Table 14-5.	Analog Comparator Register Map	
Table 15-1.	PWM Register Map	322
Table 15-2.	PWM Generator Action Encodings	
Table 16-1.	QEI Register Map	352
Table 18-1.	Signals by Pin Number	366
Table 18-2.	Signals by Signal Name	369
Table 18-3.	Signals by Function, Except for GPIO	372
Table 18-4.	GPIO Pins and Alternate Functions	374
Table 19-1.	Temperature Characteristics	377
Table 19-2.	Thermal Characteristics	377
Table 20-1.	Maximum Ratings	378
Table 20-2.	Recommended DC Operating Conditions	378
Table 20-3.	LDO Regulator Characteristics	379
Table 20-4.	Power Specifications	
Table 20-5.	Flash Memory Characteristics	
Table 20-6.	Phase Locked Loop (PLL) Characteristics	
Table 20-7.	Clock Characteristics	
Table 20-8.	Analog Comparator Characteristics	
Table 20-9.	Analog Comparator Voltage Reference Characteristics	
Table 20-10.	I ² C Characteristics	
Table 20-11.	SSI Characteristics	384

Table 20-12.	JTAG Characteristics	j
Table 20-13.	GPIO Characteristics	,
Table 20-14.	Reset Characteristics	,

List of Registers

System Co	ntrol	
Register 1:	Device Identification 0 (DID0), offset 0x000	
Register 2:	Device Identification 1 (DID1), offset 0x004	61
Register 3:	Device Capabilities 0 (DC0), offset 0x008	
Register 4:	Device Capabilities 1 (DC1), offset 0x010	64
Register 5:	Device Capabilities 2 (DC2), offset 0x014	
Register 6:	Device Capabilities 3 (DC3), offset 0x018	
Register 7:	Device Capabilities 4 (DC4), offset 0x01C	
Register 8:	Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030	71
Register 9:	LDO Power Control (LDOPCTL), offset 0x034	72
Register 10:	Software Reset Control 0 (SRCR0), offset 0x040	73
Register 11:	Software Reset Control 1 (SRCR1), offset 0x044	
Register 12:	Software Reset Control 2 (SRCR2), offset 0x048	
Register 13:	Raw Interrupt Status (RIS), offset 0x050	
Register 14:	Interrupt Mask Control (IMC), offset 0x054	
Register 15:	Masked Interrupt Status and Clear (MISC), offset 0x058	
Register 16:	Reset Cause (RESC), offset 0x05C	
Register 17:	Run-Mode Clock Configuration (RCC), offset 0x060	
Register 18:	XTAL to PLL Translation (PLLCFG), offset 0x064	
Register 19:	Run-Mode Clock Gating Control 0 (RCGC0), offset 0x100	
Register 20:	Sleep-Mode Clock Gating Control 0 (SCGC0), offset 0x110	
Register 21:	Deep-Sleep-Mode Clock Gating Control 0 (DCGC0), offset 0x120	
Register 22:	Run-Mode Clock Gating Control 1 (RCGC1), offset 0x104	
Register 23:	Sleep-Mode Clock Gating Control 1 (SCGC1), offset 0x114	
Register 24:	Deep-Sleep-Mode Clock Gating Control 1 (DCGC1), offset 0x124	
Register 25:	Run-Mode Clock Gating Control 2 (RCGC2), offset 0x108	
Register 26:	Sleep-Mode Clock Gating Control 2 (SCGC2), offset 0x118	
Register 27: Register 28:	Deep-Sleep-Mode Clock Gating Control 2 (DCGC2), offset 0x128 Deep-Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	
Register 29:	Clock Verification Clear (CLKVCLR), offset 0x150	
Register 30:	Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160	
•		
Register 1:	Flash Memory Protection Read Enable (FMPRE), offset 0x130	
Register 2:	Flash Memory Protection Program Enable (FMPPE), offset 0x134	
Register 3:	USec Reload (USECRL), offset 0x140 Flash Memory Address (FMA), offset 0x000	
Register 4:		
Register 5:	Flash Memory Data (FMD), offset 0x004	
Register 6:	Flash Memory Control (FMC), offset 0x008 Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	
Register 7: Register 8:	Flash Controller Interrupt Mask (FCIM), offset 0x000	
•	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	
Register 9:		
	Irpose Input/Outputs (GPIOs)	
Register 1:	GPIO Data (GPIODATA), offset 0x000	
Register 2:	GPIO Direction (GPIODIR), offset 0x400	
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	

Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	121
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	122
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	123
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	124
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	125
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	126
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	127
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	128
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	129
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	130
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	131
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	132
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	133
Register 18:	GPIO Digital Input Enable (GPIODEN), offset 0x51C	134
Register 19:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	135
Register 20:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	136
Register 21:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	
Register 22:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	
Register 23:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	
Register 24:	GPIO Peripheral Identification 1(GPIOPeriphID1), offset 0xFE4	
Register 25:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	
Register 26:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	
Register 27:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	
Register 28:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	
- 3		
Register 29:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	145
Register 29: Register 30:	GPIO PrimeCell Identification 2 (GPIOPCelIID2), offset 0xFF8 GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC	
Register 30:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC	146
Register 30: General-Pur	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC	146 . 147
Register 30: General-Pur Register 1:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC pose Timers	146 . 147 159
Register 30: General-Pur Register 1: Register 2:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC pose Timers	146 . 147 159 160
Register 30: General-Pur Register 1: Register 2: Register 3:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC pose Timers GPTM Configuration (GPTMCFG), offset 0x000 GPTM TimerA Mode (GPTMTAMR), offset 0x004 GPTM TimerB Mode (GPTMTBMR), offset 0x008	146 . 147 159 160 161
Register 30: General-Pur Register 1: Register 2: Register 3: Register 4:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC pose Timers	146 . 147 159 160 161 162
Register 30: General-Pur Register 1: Register 2: Register 3: Register 4: Register 5:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC pose Timers	146 . 147 159 160 161 162 164
Register 30: General-Pur Register 1: Register 2: Register 3: Register 4: Register 5: Register 6:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC pose Timers	146 . 147 159 160 161 162 164 166
Register 30: General-Pur Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC pose Timers	146 . 147 159 160 161 162 164 166 167
Register 30: General-Pur Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC pose Timers GPTM Configuration (GPTMCFG), offset 0x000 GPTM TimerA Mode (GPTMTAMR), offset 0x004 GPTM TimerB Mode (GPTMTBMR), offset 0x008 GPTM Control (GPTMCTL), offset 0x00C GPTM Interrupt Mask (GPTMIMR), offset 0x018 GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C GPTM Masked Interrupt Status (GPTMMIS), offset 0x020 GPTM Interrupt Clear (GPTMICR), offset 0x024	146 . 147 159 160 161 162 164 166 167 168
Register 30: General-Pur Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC pose Timers GPTM Configuration (GPTMCFG), offset 0x000 GPTM TimerA Mode (GPTMTAMR), offset 0x004 GPTM TimerB Mode (GPTMTBMR), offset 0x008 GPTM Control (GPTMCTL), offset 0x00C GPTM Interrupt Mask (GPTMIMR), offset 0x018 GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C GPTM Masked Interrupt Status (GPTMMIS), offset 0x020 GPTM Interrupt Clear (GPTMICR), offset 0x024 GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	146 . 147 159 160 161 162 164 166 167 168 169
Register 30: General-Pur Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC pose Timers	146 . 147 159 160 161 162 164 166 167 168 169 170
Register 30: General-Pur Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC. pose Timers GPTM Configuration (GPTMCFG), offset 0x000 GPTM TimerA Mode (GPTMTAMR), offset 0x004 GPTM TimerB Mode (GPTMTBMR), offset 0x008 GPTM Control (GPTMCTL), offset 0x00C GPTM Interrupt Mask (GPTMIMR), offset 0x018 GPTM Interrupt Mask (GPTMIRS), offset 0x01C GPTM Raw Interrupt Status (GPTMRIS), offset 0x020 GPTM Masked Interrupt Status (GPTMMIS), offset 0x020 GPTM Interrupt Clear (GPTMICR), offset 0x024 GPTM TimerA Interval Load (GPTMTBILR), offset 0x028. GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	146 . 147 159 160 161 162 164 166 167 168 169 170 171
Register 30: General-Pur Register 1: Register 2: Register 3: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC pose Timers GPTM Configuration (GPTMCFG), offset 0x000 GPTM TimerA Mode (GPTMTAMR), offset 0x004 GPTM TimerB Mode (GPTMTBMR), offset 0x008 GPTM Control (GPTMCTL), offset 0x00C GPTM Interrupt Mask (GPTMIMR), offset 0x018 GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C GPTM Masked Interrupt Status (GPTMMIS), offset 0x020 GPTM Interrupt Clear (GPTMICR), offset 0x024 GPTM TimerA Interval Load (GPTMTAILR), offset 0x028 GPTM TimerB Interval Load (GPTMTBILR), offset 0x030 GPTM TimerA Match (GPTMTBMATCHR), offset 0x034	146 . 147 159 160 161 162 164 166 167 168 169 170 171 172
Register 30: General-Pur Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC pose Timers GPTM Configuration (GPTMCFG), offset 0x000 GPTM TimerA Mode (GPTMTAMR), offset 0x004 GPTM TimerB Mode (GPTMTBMR), offset 0x008 GPTM Control (GPTMCTL), offset 0x00C GPTM Interrupt Mask (GPTMIMR), offset 0x018 GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C GPTM Masked Interrupt Status (GPTMRIS), offset 0x020 GPTM Interrupt Clear (GPTMICR), offset 0x024 GPTM TimerA Interval Load (GPTMTAILR), offset 0x028 GPTM TimerB Interval Load (GPTMTBILR), offset 0x020 GPTM TimerB Match (GPTMTAMATCHR), offset 0x034 GPTM TimerA Prescale (GPTMTAPR), offset 0x038	146 . 147 159 160 161 162 164 166 167 168 169 170 171 172 173
Register 30: General-Pur Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC pose Timers	146 . 147 159 160 161 162 164 166 167 168 169 170 171 172 173 174
Register 30: General-Pur Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15:	GPIO PrimeCell Identification 3 (GPIOPCeIIID3), offset 0xFFC pose Timers	146 . 147 159 160 161 162 164 166 167 168 169 170 171 172 173 174 175
Register 30: General-Pur Register 1: Register 2: Register 3: Register 3: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC pose Timers GPTM Configuration (GPTMCFG), offset 0x000 GPTM TimerA Mode (GPTMTAMR), offset 0x004 GPTM TimerB Mode (GPTMTBMR), offset 0x008 GPTM Control (GPTMCTL), offset 0x00C GPTM Control (GPTMCTL), offset 0x00C GPTM Interrupt Mask (GPTMIMR), offset 0x018 GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C GPTM Masked Interrupt Status (GPTMNIS), offset 0x020 GPTM Interrupt Clear (GPTMICR), offset 0x024 GPTM TimerA Interval Load (GPTMTAILR), offset 0x028 GPTM TimerB Interval Load (GPTMTBILR), offset 0x028 GPTM TimerB Interval Load (GPTMTBILR), offset 0x030 GPTM TimerB Match (GPTMTBMATCHR), offset 0x034 GPTM TimerA Prescale (GPTMTAPR), offset 0x038 GPTM TimerB Prescale (GPTMTAPR), offset 0x030 GPTM TimerB Prescale Match (GPTMTAPMR), offset 0x040 GPTM TimerB Prescale Match (GPTMTAPMR), offset 0x044	146 . 147 159 160 161 162 164 166 167 168 169 170 171 172 173 174 175 176
Register 30: General-Pur Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16: Register 17:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC pose Timers	146 . 147 159 160 161 162 164 164 166 167 168 169 170 171 172 173 174 175 177
Register 30: General-Pur Register 1: Register 2: Register 3: Register 3: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC	146 . 147 159 160 161 162 164 166 167 168 169 170 171 172 173 174 175 176 177 178
Register 30: General-Pur Register 1: Register 2: Register 3: Register 3: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18: Watchdog T	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC pose Timers	146 . 147 159 160 161 162 164 166 167 168 169 170 171 172 173 174 175 176 177 178 178 179
Register 30: General-Pur Register 1: Register 2: Register 3: Register 3: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18:	GPIO PrimeCell Identification 3 (GPIOPCelIID3), offset 0xFFC	146 . 147 159 160 161 162 164 164 166 167 168 169 170 171 172 173 174 175 176 177 178 178 182

Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C 185 Register 5: Watchdog Masked Interrupt Status (WDTINIS), offset 0x010 186 Register 7: Watchdog Lock (WDTLOCK), offset 0x010 187 Register 8: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0 190 Register 10: Watchdog Peripheral Identification 4 (WDTPeriphID5), offset 0xFD8 192 Register 11: Watchdog Peripheral Identification 7 (WDTPeriphID5), offset 0xFD8 192 Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID5), offset 0xFD8 194 Register 13: Watchdog Peripheral Identification 1 (WDTPeriphID10), offset 0xFE8 195 Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID10), offset 0xFE4 195 Register 15: Watchdog PrimeCell Identification 1 (WDTPeriphID10), offset 0xFE4 199 Register 16: Watchdog PrimeCell Identification 2 (WDTPCeIIID10), offset 0xFE4 199 Register 19: Watchdog PrimeCell Identification 3 (WDTPCeIIID2), offset 0xFE4 199 Register 11: WATCHOg PrimeCell Identification 3 (WDTPCeIIID2), offset 0xFE4 199 Register 2: Watchdog PrimeCell Identification 3 (WDTPCeIIID2), offset 0xFE4 199 Register 11:	Register 3:	Watchdog Control (WDTCTL), offset 0x008	
Register 6: Watchdog Lock (WDTLOCK), offset 0xC00	Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	. 185
Register 7: Watchdog Lock (WDTLCCK), offset 0xC00. 188 Register 8: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0. 190 Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID6), offset 0xFD4. 191 Register 11: Watchdog Peripheral Identification 7 (WDTPeriphID6), offset 0xFD6. 193 Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID0), offset 0xFE0. 193 Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID2), offset 0xFE4. 195 Register 14: Watchdog Peripheral Identification 0 (WDTPeriphID2), offset 0xFE4. 195 Register 15: Watchdog Peripheral Identification 0 (WDTPCeIID2), offset 0xFE6. 197 Register 14: Watchdog PrimeCeII Identification 0 (WDTPCeIID2), offset 0xFE6. 198 Register 15: Watchdog PrimeCeII Identification 2 (WDTPCeIID2), offset 0xFE6. 200 Register 11: Watchdog PrimeCeII Identification 2 (WDTPCeIID2), offset 0xFE6. 201 Universal Asynchronous Receivers/Transmitters (UARTS 202 Register 2: UART Tackev Status/Error Clear (UARTTSR/UARTECR), offset 0x004 211 Register 3: UART Tineger Baud-Rate Divisor (UARTTBRD), offset 0x028. 216 Register 11: UART Tineger B	Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	. 186
Register 8: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	. 187
Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID5), offset 0xFD0. 190 Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID6), offset 0xFD8. 192 Register 11: Watchdog Peripheral Identification 7 (WDTPeriphID0), offset 0xFD8. 193 Register 12: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0. 193 Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE4. 195 Register 14: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE4. 196 Register 15: Watchdog PrimeCell Identification 0 (WDTPCeIIID2), offset 0xFE6. 197 Register 11: Watchdog PrimeCell Identification 0 (WDTPCeIIID2), offset 0xFE7. 198 Register 12: Watchdog PrimeCell Identification 2 (WDTPCeIIID2), offset 0xFF8. 200 Register 11: Watchdog PrimeCell Identification 3 (WDTPCeIIID2), offset 0xFF8. 200 Register 2: UART Data (UARTDR), offset 0x000 209 Register 3: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004 211 Register 4: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x028 216 Register 5: UART Integre Baud-Rate Divisor (UARTIBRD), offset 0x028 216 Register 11: <td>Register 7:</td> <td>Watchdog Lock (WDTLOCK), offset 0xC00</td> <td>. 188</td>	Register 7:	Watchdog Lock (WDTLOCK), offset 0xC00	. 188
Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID6), offset 0xFD4. 191 Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFDC. 192 Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID7), offset 0xFDC. 193 Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4. 196 Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE6. 197 Register 16: Watchdog PrimeCell Identification 0 (WDTPCeIlID2), offset 0xFE4. 198 Register 17: Watchdog PrimeCell Identification 0 (WDTPCeIlID2), offset 0xFF4. 199 Register 18: Watchdog PrimeCell Identification 2 (WDTPCeIlID2), offset 0xFF4. 199 Register 10: Watchdog PrimeCell Identification 3 (WDTPCeIlID2), offset 0xFF4. 199 Register 11: UART Data (UARTRD, offset 0x018. 201 Universal Asynchronous Receivers/Transmitters (UARTS). 202 Register 3: UART Tac(UARTRDR), offset 0x018. 213 Register 4: UART Tractional Baud-Rate Divisor (UARTRSR/UARTECR), offset 0x024. 215 Register 5: UART Tractional Baud-Rate Divisor (UARTRBRD), offset 0x024. 226 Register 1: UART Tractional Baud-Rate Divisor (UARTTRE	Register 8:	Watchdog Test (WDTTEST), offset 0x418	. 189
Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8. 192 Register 12: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0. 193 Register 14: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0. 194 Register 15: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4. 195 Register 16: Watchdog Peripheral Identification 1 (WDTPeriphID3), offset 0xFE6. 197 Register 17: Watchdog PrimeCell Identification 1 (WDTPCellID0), offset 0xFF6. 200 Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID2), offset 0xFF6. 200 Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID2), offset 0xFF6. 201 Universal Asynchronous Receivers/Transmitters (UARTs) 202 Register 3: UART Taceeive Status/Error Clear (UARTRSR/UARTECR), offset 0x004 211 Register 4: UART Taceive Status/Error Clear (UARTRSR/UARTECR), offset 0x024 215 Register 5: UART Time Control (UARTCR), offset 0x026 216 Register 6: UART TimeCroinal Baud-Rate Divisor (UARTIBRD), offset 0x024 220 Register 7: UART Control (UARTCL), offset 0x030. 219 Register 1: UART Tinterrupt FIFD Level Select (U	Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	. 190
Register 12: Watchdog Peripheral Identification 7 (WDTPeriphIDT), offset 0xFE0 193 Register 13: Watchdog Peripheral Identification 1 (WDTPeriphIDD), offset 0xFE4 195 Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID2), offset 0xFE4 195 Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE4 196 Register 16: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF6 197 Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4 199 Register 19: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4 199 Register 19: Watchdog PrimeCell Identification 3 (WDTPCellID1), offset 0xFF6 201 Register 11: UART Data (UARTDR), offset 0x00 209 Register 12: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004 211 Register 3: UART Fractional Baud-Rate Divisor (UARTIBRD), offset 0x024 215 Register 4: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x034 220 Register 7: UART Control (UARTCRH), offset 0x02C 217 Register 8: UART Interrupt Mask (UARTIM), offset 0x036 221 Register 19: UART Interrupt Mask (UARTINS), offset 0x036 <td>Register 10:</td> <td>Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4</td> <td>. 191</td>	Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	. 191
Register 13: Watchdog Peripheral Identification 0 (WDTPeriphIDD), offset 0xFE0.	Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	. 192
Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID2), offset 0xFE4. 195 Register 15: Watchdog Peripheral Identification 3 (WDTPeriphID2), offset 0xFEC. 197 Register 16: Watchdog PrimeCell Identification 0 (WDTPCeIIID0), offset 0xFFC. 198 Register 17: Watchdog PrimeCell Identification 1 (WDTPCeIIID1), offset 0xFF4. 199 Register 18: Watchdog PrimeCell Identification 2 (WDTPCeIIID2), offset 0xFF2. 200 Register 20: Watchdog PrimeCell Identification 3 (WDTPCeIIID2), offset 0xFF2. 201 Universal Asynchronous Receivers/Transmitters (UARTs) 202 Register 1: UART Data (UARTDR), offset 0x000. 209 Register 3: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004. 211 Register 4: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024. 215 Register 5: UART Fractional Baud-Rate Divisor (UARTIBRD), offset 0x024. 216 Register 7: UART Interrupt Mask (UARTICRH), offset 0x030. 219 Register 10: UART Interrupt Mask (UARTIN), offset 0x034. 220 Register 11: UART Interrupt Status (UARTIN), offset 0x034. 223 Register 12: UART Interrupt Mask (UARTIN), offset 0x038. 2211 <tr< td=""><td>Register 12:</td><td>Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC</td><td>. 193</td></tr<>	Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	. 193
Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	. 194
Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC 197 Register 17: Watchdog PrimeCell Identification 0 (WDTPCeIIID0), offset 0xFF4 199 Register 18: Watchdog PrimeCell Identification 1 (WDTPCeIIID1), offset 0xFF4 199 Register 19: Watchdog PrimeCell Identification 2 (WDTPCeIIID2), offset 0xFF8 200 Register 20: Watchdog PrimeCell Identification 3 (WDTPCeIIID2), offset 0xFF8 200 Register 21: UART Data (UARTDR), offset 0x000 209 Register 1: UART Tacceive Status/Error Clear (UARTRSR/UARTECR), offset 0x004 211 Register 2: UART Traccional Baud-Rate Divisor (UARTIBRD), offset 0x024 215 Register 3: UART Tinteger Baud-Rate Divisor (UARTIBRD), offset 0x028 216 Register 4: UART Control (UARTCCH), offset 0x030 219 Register 5: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 220 Register 10: UART Interrupt Status (UARTIN), offset 0x038 221 Register 11: UART Masked Interrupt Status (UARTINS), offset 0x040 224 Register 12: UART Interrupt Mask (UARTINS), offset 0x040 224 Register 11: UART Masked Interrupt Status (UARTMES), offset 0x404 225 <td>Register 14:</td> <td>Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4</td> <td>. 195</td>	Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	. 195
Register 17: Watchdog PrimeCell Identification 0 (WDTPCellIDD), offset 0xFF0	Register 15:		
Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	. 197
Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8. 200 Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC 201 Universal Asynchronous Receivers/Transmitters (UARTs) 202 Register 1: UART Data (UARTDR), offset 0x000 209 Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004 211 Register 3: UART Flag (UARTFR), offset 0x018 213 Register 4: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 215 Register 5: UART Fractional Baud-Rate Divisor (UARTIBRD), offset 0x028 216 Register 6: UART Line Control (UARTLCRH), offset 0x02C 217 Register 7: UART Control (UARTCLR), offset 0x030 219 Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 220 Register 10: UART Raw Interrupt Status (UARTINS), offset 0x034 221 Register 11: UART Masked Interrupt Status (UARTMIS), offset 0x040 224 Register 12: UART Peripheral Identification 5 (UARTPeriphID4), offset 0xFD0 225 Register 14: UART Peripheral Identification 5 (UARTPeriphID4), offset 0xFD0 226 Register 14: UART Peripher	Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	. 198
Register 20:Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC201Universal Asynchronous Receivers/Transmitters (UARTs)202Register 1:UART Data (UARTDR), offset 0x000209Register 2:UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004211Register 3:UART Flag (UARTFR), offset 0x018213Register 4:UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024215Register 5:UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028216Register 6:UART Line Control (UARTCLR), offset 0x030219Register 7:UART Control (UARTCTL), offset 0x030219Register 8:UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034220Register 9:UART Interrupt Mask (UARTIN), offset 0x038221Register 10:UART Raw Interrupt Status (UARTMIS), offset 0x034220Register 11:UART Masked Interrupt Status (UARTMIS), offset 0x040224Register 12:UART Interrupt Clear (UARTICR), offset 0x044225Register 13:UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0226Register 14:UART Peripheral Identification 7 (UARTPeriphID5), offset 0xFD4227Register 15:UART Peripheral Identification 1 (UARTPeriphID6), offset 0xFDC229Register 17:UART Peripheral Identification 1 (UARTPeriphID7), offset 0xFE4231Register 20:UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4232Register 21:UART Peripheral Identification 1 (UARTPeriphID3), offset 0xFE6233 <td>Register 18:</td> <td>Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4</td> <td>. 199</td>	Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	. 199
Universal Asynchronous Receivers/Transmitters (UARTs)202Register 1:UART Data (UARTDR), offset 0x000209Register 2:UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004211Register 3:UART Flag (UARTFR), offset 0x018213Register 4:UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024215Register 5:UART Fractional Baud-Rate Divisor (UARTIBRD), offset 0x028216Register 6:UART Line Control (UARTLCRH), offset 0x02C217Register 7:UART Control (UARTCLRH), offset 0x030219Register 8:UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034220Register 9:UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034220Register 10:UART Raw Interrupt Status (UARTRIS), offset 0x034224Register 11:UART Masked Interrupt Status (UARTINS), offset 0x040224Register 12:UART Interrupt Clear (UARTICR), offset 0x044225Register 13:UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0226Register 14:UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4227Register 15:UART Peripheral Identification 0 (UARTPeriphID6), offset 0xFD6228Register 17:UART Peripheral Identification 0 (UARTPeriphID7), offset 0xFE0230Register 19:UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE6233Register 20:UART Peripheral Identification 1 (UARTPeriphID2), offset 0xFE6233Register 21:UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE6	Register 19:		
Register 1:UART Data (UARTDR), offset 0x000209Register 2:UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004211Register 3:UART Flag (UARTFR), offset 0x018213Register 4:UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024215Register 5:UART Fractional Baud-Rate Divisor (UARTIBRD), offset 0x028216Register 6:UART Line Control (UARTLCRH), offset 0x02C217Register 7:UART Control (UARTCTL), offset 0x030219Register 8:UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034220Register 9:UART Interrupt Katus (UARTIM), offset 0x038221Register 10:UART Raw Interrupt Status (UARTINS), offset 0x034223Register 11:UART Masked Interrupt Status (UARTMIS), offset 0x040224Register 12:UART Interrupt Clear (UARTICR), offset 0x044225Register 13:UART Peripheral Identification 4 (UARTPeriphID5), offset 0xFD4227Register 14:UART Peripheral Identification 7 (UARTPeriphID5), offset 0xFD4228Register 15:UART Peripheral Identification 7 (UARTPeriphID6), offset 0xFD4229Register 16:UART Peripheral Identification 1 (UARTPeriphID7), offset 0xFE4231Register 17:UART Peripheral Identification 1 (UARTPeriphID7), offset 0xFE4231Register 20:UART Peripheral Identification 1 (UARTPeriphID7), offset 0xFE4232Register 21:UART Peripheral Identification 1 (UARTPeriphID3), offset 0xFE4233Register 22:UART Peripheral Identification 1 (UARTPeriphID3), of	Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC	. 201
Register 1:UART Data (UARTDR), offset 0x000209Register 2:UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004211Register 3:UART Flag (UARTFR), offset 0x018213Register 4:UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024215Register 5:UART Fractional Baud-Rate Divisor (UARTIBRD), offset 0x028216Register 6:UART Line Control (UARTLCRH), offset 0x02C217Register 7:UART Control (UARTCTL), offset 0x030219Register 8:UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034220Register 9:UART Interrupt Katus (UARTIM), offset 0x038221Register 10:UART Raw Interrupt Status (UARTINS), offset 0x034223Register 11:UART Masked Interrupt Status (UARTMIS), offset 0x040224Register 12:UART Interrupt Clear (UARTICR), offset 0x044225Register 13:UART Peripheral Identification 4 (UARTPeriphID5), offset 0xFD4227Register 14:UART Peripheral Identification 7 (UARTPeriphID5), offset 0xFD4228Register 15:UART Peripheral Identification 7 (UARTPeriphID6), offset 0xFD4229Register 16:UART Peripheral Identification 1 (UARTPeriphID7), offset 0xFE4231Register 17:UART Peripheral Identification 1 (UARTPeriphID7), offset 0xFE4231Register 20:UART Peripheral Identification 1 (UARTPeriphID7), offset 0xFE4232Register 21:UART Peripheral Identification 1 (UARTPeriphID3), offset 0xFE4233Register 22:UART Peripheral Identification 1 (UARTPeriphID3), of	Universal A	svnchronous Receivers/Transmitters (UARTs)	202
Register 2:UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004211Register 3:UART Flag (UARTFR), offset 0x018213Register 4:UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024215Register 5:UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028216Register 6:UART Control (UARTCLR), offset 0x030219Register 7:UART Control (UARTCTL), offset 0x030219Register 7:UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034220Register 9:UART Interrupt Status (UARTINS), offset 0x038221Register 10:UART Raw Interrupt Status (UARTRIS), offset 0x034223Register 11:UART Masked Interrupt Status (UARTMIS), offset 0x044225Register 12:UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0226Register 13:UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4227Register 14:UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4228Register 15:UART Peripheral Identification 7 (UARTPeriphID5), offset 0xFD6229Register 16:UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFD6230Register 19:UART Peripheral Identification 1 (UARTPeriphID7), offset 0xFE4231Register 20:UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFE6232Register 21:UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFE6233Register 22:UART PrimeCell Identification 3 (UARTPCellID1), offset 0xFE6233Register 23:UART Prim		UART Data (UARTDR), offset 0x000	. 209
Register 3:UART Flag (UARTFR), offset 0x018213Register 4:UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024215Register 5:UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028216Register 6:UART Control (UARTCLRH), offset 0x020217Register 7:UART Control (UARTCL), offset 0x030219Register 8:UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034220Register 9:UART Interrupt FIFO Level Select (UARTISL), offset 0x034220Register 10:UART Raw Interrupt Status (UARTRIS), offset 0x034221Register 11:UART Masked Interrupt Status (UARTMIS), offset 0x040224Register 12:UART Interrupt Clear (UARTICR), offset 0x044225Register 13:UART Peripheral Identification 5 (UARTPeriphID4), offset 0xFD0226Register 14:UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4227Register 15:UART Peripheral Identification 6 (UARTPeriphID5), offset 0xFD4228Register 16:UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFD6229Register 17:UART Peripheral Identification 1 (UARTPeriphID7), offset 0xFE0230Register 19:UART Peripheral Identification 1 (UARTPeriphID2), offset 0xFE0233Register 20:UART Peripheral Identification 3 (UARTPeriphID2), offset 0xFE0233Register 21:UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFF6234Register 22:UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFF6235Register 23:UART PrimeCell	-		
Register 4:UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024215Register 5:UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028216Register 6:UART Line Control (UARTCCH), offset 0x020217Register 7:UART Control (UARTCL), offset 0x030219Register 8:UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034220Register 9:UART Interrupt RiFO Level Select (UARTIS), offset 0x034221Register 10:UART Raw Interrupt Status (UARTINS), offset 0x036223Register 11:UART Masked Interrupt Status (UARTINS), offset 0x040224Register 12:UART Interrupt Clear (UARTICR), offset 0x044225Register 13:UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0226Register 14:UART Peripheral Identification 6 (UARTPeriphID5), offset 0xFD4227Register 15:UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8228Register 16:UART Peripheral Identification 7 (UARTPeriphID6), offset 0xFD6229Register 17:UART Peripheral Identification 1 (UARTPeriphID7), offset 0xFE0230Register 18:UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4231Register 20:UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE6233Register 21:UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE6233Register 22:UART Peripheral Identification 1 (UARTPCeIIID1), offset 0xFE6233Register 23:UART PrimeCell Identification 1 (UARTPCeIIID1), offset 0xFE6234Regi	-		
Register 5:UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028216Register 6:UART Line Control (UARTLCRH), offset 0x02C217Register 7:UART Control (UARTCTL), offset 0x030219Register 8:UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034220Register 9:UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034221Register 10:UART Raw Interrupt Status (UARTRIS), offset 0x03C223Register 11:UART Masked Interrupt Status (UARTMIS), offset 0x040224Register 12:UART Interrupt Clear (UARTICR), offset 0x044225Register 13:UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0226Register 14:UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4227Register 15:UART Peripheral Identification 7 (UARTPeriphID5), offset 0xFD8228Register 16:UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFD6230Register 17:UART Peripheral Identification 1 (UARTPeriphID7), offset 0xFE4231Register 19:UART Peripheral Identification 1 (UARTPeriphID2), offset 0xFE4233Register 20:UART Peripheral Identification 1 (UARTPeriphID3), offset 0xFE4233Register 21:UART PrimeCell Identification 1 (UARTPCellID0), offset 0xFF6236Register 22:UART PrimeCell Identification 1 (UARTPCellID0), offset 0xFF6236Register 22:UART PrimeCell Identification 2 (UARTPCellID0), offset 0xFF6236Register 23:UART PrimeCell Identification 2 (UARTPCellID0), offset 0xFF6236<	-		
Register 6:UART Line Control (UARTLCRH), offset 0x02C217Register 7:UART Control (UARTCTL), offset 0x030219Register 8:UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034220Register 9:UART Interrupt Mask (UARTIN), offset 0x038221Register 10:UART Raw Interrupt Status (UARTRIS), offset 0x03C223Register 11:UART Masked Interrupt Status (UARTRIS), offset 0x040224Register 12:UART Interrupt Clear (UARTICR), offset 0x044225Register 13:UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0226Register 14:UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4227Register 15:UART Peripheral Identification 6 (UARTPeriphID5), offset 0xFD4228Register 16:UART Peripheral Identification 7 (UARTPeriphID6), offset 0xFD6229Register 17:UART Peripheral Identification 1 (UARTPeriphID7), offset 0xFE4231Register 18:UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4231Register 19:UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8232Register 20:UART Peripheral Identification 0 (UARTPCeIIID0), offset 0xFE0234Register 21:UART PrimeCell Identification 1 (UARTPCEIIID0), offset 0xFF0234Register 22:UART PrimeCell Identification 1 (UARTPCEIIID0), offset 0xFF0234Register 23:UART PrimeCell Identification 2 (UARTPCEIIID0), offset 0xFF4235Register 24:UART PrimeCell Identification 2 (UARTPCEIIID0), offset 0xFF4236Register	Register 5:		
Register 7:UART Control (UARTCTL), offset 0x030	Register 6:	UART Line Control (UARTLCRH), offset 0x02C	.217
Register 9:UART Interrupt Mask (UARTIM), offset 0x038221Register 10:UART Raw Interrupt Status (UARTRIS), offset 0x03C223Register 11:UART Masked Interrupt Status (UARTMIS), offset 0x040224Register 12:UART Interrupt Clear (UARTICR), offset 0x044225Register 13:UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0226Register 14:UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4227Register 15:UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD4228Register 16:UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC229Register 17:UART Peripheral Identification 0 (UARTPeriphID7), offset 0xFE0230Register 18:UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4231Register 20:UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE4233Register 21:UART Peripheral Identification 3 (UARTPeriphID2), offset 0xFE0234Register 22:UART Peripheral Identification 1 (UARTPCeIIID0), offset 0xFE4235Register 23:UART PrimeCell Identification 1 (UARTPCeIIID1), offset 0xFF4235Register 24:UART PrimeCell Identification 3 (UARTPCeIIID2), offset 0xFF4236Register 23:UART PrimeCell Identification 3 (UARTPCeIIID2), offset 0xFF6237Synchronous Serial Interface (SSI)238236Register 1:SSI Control 0 (SSICR0), offset 0x000250Register 2:SSI Control 1 (SSICR1), offset 0x004252Register 3:SSI Data (SSIDR), offse	Register 7:		
Register 9:UART Interrupt Mask (UARTIM), offset 0x038221Register 10:UART Raw Interrupt Status (UARTRIS), offset 0x03C223Register 11:UART Masked Interrupt Status (UARTMIS), offset 0x040224Register 12:UART Interrupt Clear (UARTICR), offset 0x044225Register 13:UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0226Register 14:UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4227Register 15:UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD4228Register 16:UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC229Register 17:UART Peripheral Identification 0 (UARTPeriphID7), offset 0xFE0230Register 18:UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4231Register 20:UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE4233Register 21:UART Peripheral Identification 3 (UARTPeriphID2), offset 0xFE0234Register 22:UART Peripheral Identification 1 (UARTPCeIIID0), offset 0xFE4235Register 23:UART PrimeCell Identification 1 (UARTPCeIIID1), offset 0xFF4235Register 24:UART PrimeCell Identification 3 (UARTPCeIIID2), offset 0xFF4236Register 23:UART PrimeCell Identification 3 (UARTPCeIIID2), offset 0xFF6237Synchronous Serial Interface (SSI)238236Register 1:SSI Control 0 (SSICR0), offset 0x000250Register 2:SSI Control 1 (SSICR1), offset 0x004252Register 3:SSI Data (SSIDR), offse	Register 8:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	. 220
Register 11:UART Masked Interrupt Status (UARTMIS), offset 0x040224Register 12:UART Interrupt Clear (UARTICR), offset 0x044225Register 13:UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0226Register 14:UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4227Register 15:UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8228Register 16:UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFD2229Register 17:UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0230Register 18:UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4231Register 19:UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8232Register 20:UART Peripheral Identification 3 (UARTPeriphID2), offset 0xFE0233Register 21:UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0234Register 22:UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4235Register 23:UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8236Register 24:UART PrimeCell Identification 3 (UARTPCellID2), offset 0xFF8236Register 24:UART PrimeCell Identification 3 (UARTPCellID2), offset 0xFF8236Register 11:SSI Control 0 (SSICR0), offset 0x000250Register 12:SSI Control 1 (SSICR1), offset 0x000250Register 3:SSI Data (SSIDR), offset 0x008254	Register 9:	UART Interrupt Mask (UARTIM), offset 0x038	. 221
Register 11:UART Masked Interrupt Status (UARTMIS), offset 0x040224Register 12:UART Interrupt Clear (UARTICR), offset 0x044225Register 13:UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0226Register 14:UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4227Register 15:UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8228Register 16:UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFD2229Register 17:UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0230Register 18:UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4231Register 19:UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8232Register 20:UART Peripheral Identification 3 (UARTPeriphID2), offset 0xFE0233Register 21:UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0234Register 22:UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4235Register 23:UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8236Register 24:UART PrimeCell Identification 3 (UARTPCellID2), offset 0xFF8236Register 24:UART PrimeCell Identification 3 (UARTPCellID2), offset 0xFF8236Register 11:SSI Control 0 (SSICR0), offset 0x000250Register 12:SSI Control 1 (SSICR1), offset 0x000250Register 3:SSI Data (SSIDR), offset 0x008254	Register 10:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	. 223
Register 13:UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0.226Register 14:UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4.227Register 15:UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8.228Register 16:UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFD6.229Register 17:UART Peripheral Identification 0 (UARTPeriphID7), offset 0xFE0.230Register 18:UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4.231Register 19:UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE4.233Register 20:UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFE6.233Register 21:UART PrimeCell Identification 0 (UARTPCelIID0), offset 0xFF0.234Register 22:UART PrimeCell Identification 1 (UARTPCelIID1), offset 0xFF4.235Register 23:UART PrimeCell Identification 2 (UARTPCelIID1), offset 0xFF4.236Register 23:UART PrimeCell Identification 3 (UARTPCelIID2), offset 0xFF8.236Register 24:UART PrimeCell Identification 3 (UARTPCelIID3), offset 0xFF6.237Synchronous Serial Interface (SSI).238238Register 1:SSI Control 0 (SSICR0), offset 0x000.250Register 2:SSI Data (SSIDR), offset 0x004.252Register 3:SSI Data (SSIDR), offset 0x008.254	Register 11:		
Register 14:UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4.227Register 15:UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8.228Register 16:UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC.229Register 17:UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0.230Register 18:UART Peripheral Identification 1 (UARTPeriphID0), offset 0xFE4.231Register 19:UART Peripheral Identification 2 (UARTPeriphID1), offset 0xFE4.232Register 20:UART Peripheral Identification 3 (UARTPeriphID2), offset 0xFE6.233Register 21:UART Peripheral Identification 0 (UARTPeriphID3), offset 0xFF0.234Register 22:UART PrimeCell Identification 1 (UARTPCelIID0), offset 0xFF4.235Register 23:UART PrimeCell Identification 2 (UARTPCeIIID1), offset 0xFF4.236Register 24:UART PrimeCell Identification 3 (UARTPCeIIID2), offset 0xFF8.236Register 24:UART PrimeCell Identification 3 (UARTPCeIIID2), offset 0xFF6.237Synchronous Serial Interface (SSI)238Register 1:SSI Control 0 (SSICR0), offset 0x000.250Register 2:SSI Control 1 (SSICR1), offset 0x004.252Register 3:SSI Data (SSIDR), offset 0x008.254	Register 12:	UART Interrupt Clear (UARTICR), offset 0x044	. 225
Register 15:UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8.228Register 16:UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC229Register 17:UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0230Register 18:UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4231Register 19:UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8232Register 20:UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFE6233Register 21:UART Peripheral Identification 0 (UARTPCeIIID0), offset 0xFF0234Register 22:UART PrimeCell Identification 1 (UARTPCeIIID0), offset 0xFF4235Register 23:UART PrimeCell Identification 2 (UARTPCeIIID1), offset 0xFF4235Register 23:UART PrimeCell Identification 3 (UARTPCeIIID2), offset 0xFF8236Register 24:UART PrimeCell Identification 3 (UARTPCeIIID2), offset 0xFF6237Synchronous Serial Interface (SSI)238Register 1:SSI Control 0 (SSICR0), offset 0x000250Register 2:SSI Control 1 (SSICR1), offset 0x004252Register 3:SSI Data (SSIDR), offset 0x008254	Register 13:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	. 226
Register 16:UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC229Register 17:UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0230Register 18:UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4231Register 19:UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8232Register 20:UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFE6233Register 21:UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0234Register 22:UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4235Register 23:UART PrimeCell Identification 2 (UARTPCellID1), offset 0xFF8236Register 24:UART PrimeCell Identification 3 (UARTPCellID2), offset 0xFF8236Register 24:UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC237Synchronous Serial Interface (SSI)238Register 1:SSI Control 0 (SSICR0), offset 0x000250Register 2:SSI Control 1 (SSICR1), offset 0x004252Register 3:SSI Data (SSIDR), offset 0x008254	Register 14:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	. 227
Register 17:UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	Register 15:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	. 228
Register 18:UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	Register 16:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	. 229
Register 19:UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	Register 17:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	. 230
Register 20:UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC233Register 21:UART PrimeCell Identification 0 (UARTPCeIIID0), offset 0xFF0234Register 22:UART PrimeCell Identification 1 (UARTPCeIIID1), offset 0xFF4235Register 23:UART PrimeCell Identification 2 (UARTPCeIIID2), offset 0xFF8236Register 24:UART PrimeCell Identification 3 (UARTPCeIIID2), offset 0xFFC237Synchronous Serial Interface (SSI)238Register 1:SSI Control 0 (SSICR0), offset 0x000250Register 2:SSI Control 1 (SSICR1), offset 0x004252Register 3:SSI Data (SSIDR), offset 0x008254	Register 18:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	. 231
Register 21:UART PrimeCell Identification 0 (UARTPCelIID0), offset 0xFF0.234Register 22:UART PrimeCell Identification 1 (UARTPCelIID1), offset 0xFF4.235Register 23:UART PrimeCell Identification 2 (UARTPCelIID2), offset 0xFF8.236Register 24:UART PrimeCell Identification 3 (UARTPCelIID3), offset 0xFFC.237Synchronous Serial Interface (SSI).238Register 1:SSI Control 0 (SSICR0), offset 0x000.250Register 2:SSI Control 1 (SSICR1), offset 0x004.252Register 3:SSI Data (SSIDR), offset 0x008.254	Register 19:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	. 232
Register 22:UART PrimeCell Identification 1 (UARTPCelIID1), offset 0xFF4	Register 20:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	. 233
Register 23:UART PrimeCell Identification 2 (UARTPCelIID2), offset 0xFF8.236Register 24:UART PrimeCell Identification 3 (UARTPCelIID3), offset 0xFFC.237Synchronous Serial Interface (SSI)238Register 1:SSI Control 0 (SSICR0), offset 0x000.250Register 2:SSI Control 1 (SSICR1), offset 0x004.252Register 3:SSI Data (SSIDR), offset 0x008.254	Register 21:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	. 234
Register 24:UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC237Synchronous Serial Interface (SSI)238Register 1:SSI Control 0 (SSICR0), offset 0x000250Register 2:SSI Control 1 (SSICR1), offset 0x004252Register 3:SSI Data (SSIDR), offset 0x008254	Register 22:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	. 235
Synchronous Serial Interface (SSI)238Register 1:SSI Control 0 (SSICR0), offset 0x000250Register 2:SSI Control 1 (SSICR1), offset 0x004252Register 3:SSI Data (SSIDR), offset 0x008254	Register 23:		
Register 1:SSI Control 0 (SSICR0), offset 0x000250Register 2:SSI Control 1 (SSICR1), offset 0x004252Register 3:SSI Data (SSIDR), offset 0x008254	Register 24:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	. 237
Register 1:SSI Control 0 (SSICR0), offset 0x000250Register 2:SSI Control 1 (SSICR1), offset 0x004252Register 3:SSI Data (SSIDR), offset 0x008254	Synchronou	us Serial Interface (SSI)	238
Register 2: SSI Control 1 (SSICR1), offset 0x004	-		
Register 3: SSI Data (SSIDR), offset 0x008	-		
-	-		
	-	SSI Status (SSISR), offset 0x00C	. 255

Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	. 256		
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	. 257		
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	. 258		
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	. 259		
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	. 260		
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	. 261		
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	. 262		
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8			
Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	. 264		
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	. 265		
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	. 266		
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	. 267		
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	. 268		
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	. 269		
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	. 270		
Register 20:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8			
Register 21:	SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC	. 272		
Inter-Integra	nted Circuit (I2C) Interface	273		
Register 1:	I2C Master Slave Address (I2CMSA), offset 0x000			
Register 2:	I2C Master Control/Status (I2CMCS), offset 0x004	. 285		
Register 3:	I2C Master Data (I2CMDR), offset 0x008	. 290		
Register 4:	I ² C Master Timer Period (I2CMTPR), offset 0x00C	. 291		
Register 5:	I ² C Master Interrupt Mask (I2CMIMR), offset 0x010	. 292		
Register 6:	I ² C Master Raw Interrupt Status (I2CMRIS), offset 0x014	. 293		
Register 7:	I ² C Master Masked Interrupt Status (I2CMMIS), offset 0x018			
Register 8:				
Register 9:				
Register 10:	I ² C Slave Own Address (I2CSOAR), offset 0x000	. 297		
Register 11:	I ² C Slave Control/Status (I2CSCSR), offset 0x004	. 298		
Register 12:	I ² C Slave Data (I2CSDR), offset 0x008	. 300		
Register 13:	I ² C Slave Interrupt Mask (I2CSIMR), offset 0x00C	. 301		
Register 14:	I ² C Slave Raw Interrupt Status (I2CSRIS), offset 0x010	. 302		
Register 15:	I ² C Slave Masked Interrupt Status (I2CSMIS), offset 0x014	. 303		
Register 16:	I ² C Slave Interrupt Clear (I2CSICR), offset 0x018	. 304		
Analog Com	iparators	305		
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00			
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04			
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x08			
Register 4:				
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x20			
Register 6:	Analog Comparator Status 1 (ACSTAT1), offset 0x40			
Register 7:	Analog Comparator Status 2 (ACSTAT2), offset 0x60			
Register 8:	Analog Comparator Control 0 (ACCTL0), offset 0x24			
Register 9:	Analog Comparator Control 1 (ACCTL1), offset 0x44			
Register 10:	Analog Comparator Control 2 (ACCTL2), offset 0x64	. 315		
Pulse Width	Modulator (PWM)	317		
Register 1:	PWM Master Control (PWMCTL), offset 0x000			
Register 2:	PWM Time Base Sync (PWMSYNC), offset 0x004			
~				

Register 3:	PWM Output Enable (PWMENABLE), offset 0x008	207
Register 4:	PWM Output Enable (PWMIENABLE), offset 0x000	
Register 5:	PWM Output Fault (PWMFAULT), offset 0x010	
Register 5:	PWM Output Paul (PWMPADET), offset 0x010 PWM Interrupt Enable (PWMINTEN), offset 0x014	
•	PWM Interrupt Enable (PWMINTEN), offset 0x014	
Register 7:		
Register 8:	PWM Interrupt Status and Clear (PWMISC), offset 0x01C	
Register 9:	PWM Status (PWMSTATUS), offset 0x020	
Register 10:	PWM0 Control (PWM0CTL), offset 0x040	
Register 11:	PWM1 Control (PWM1CTL), offset 0x080	
Register 12:	PWM2 Control (PWM2CTL), offset 0x0C0	
Register 13:	PWM0 Interrupt Enable (PWM0INTEN), offset 0x044	
Register 14:	PWM1 Interrupt Enable (PWM1INTEN), offset 0x084	
Register 15:	PWM2 Interrupt Enable (PWM2INTEN), offset 0x0C4	
Register 16:	PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048	
Register 17:	PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088	
Register 18:	PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8	
Register 19:	PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C	
Register 20:	PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C	
Register 21:	PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC	
Register 22:	PWM0 Load (PWM0LOAD), offset 0x050	
Register 23:	PWM1 Load (PWM1LOAD), offset 0x090	339
Register 24:	PWM2 Load (PWM2LOAD), offset 0x0D0	
Register 25:	PWM0 Counter (PWM0COUNT), offset 0x054	
Register 26:	PWM1 Counter (PWM1COUNT), offset 0x094	
Register 27:	PWM2 Counter (PWM2COUNT), offset 0x0D4	
Register 28:	PWM0 Compare A (PWM0CMPA), offset 0x058	
Register 29:	PWM1 Compare A (PWM1CMPA), offset 0x098	
Register 30:	PWM2 Compare A (PWM2CMPA), offset 0x0D8	
Register 31:	PWM0 Compare B (PWM0CMPB), offset 0x05C	
Register 32:	PWM1 Compare B (PWM1CMPB), offset 0x09C	
Register 33:	PWM2 Compare B (PWM2CMPB), offset 0x0DC	
Register 34:	PWM0 Generator A Control (PWM0GENA), offset 0x060	
Register 35:	PWM1 Generator A Control (PWM1GENA), offset 0x0A0	
Register 36:	PWM2 Generator A Control (PWM2GENA), offset 0x0E0	
Register 37:	PWM0 Generator B Control (PWM0GENB), offset 0x064	
Register 38:	PWM1 Generator B Control (PWM1GENB), offset 0x0A4	
Register 39:	PWM2 Generator B Control (PWM2GENB), offset 0x0E4	
Register 40:	PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068	
Register 41:	PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8	
Register 42:	PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8	
Register 43:	PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C	
Register 44:	PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC	
Register 45:	PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC	
Register 46:	PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070	
Register 47:	PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0	
Register 48:	PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0	348
Quadrature	Encoder Interface (QEI)	349
Register 1:	QEI Control (QEICTL), offset 0x000	
Register 2:	QEI Status (QEISTAT), offset 0x004	
Register 3:	QEI Position (QEIPOS), offset 0x008	
0		

Register 4:	QEI Maximum Position (QEIMAXPOS), offset 0x00C	. 357
Register 5:	QEI Timer Load (QEILOAD), offset 0x010	. 358
Register 6:	QEI Timer (QEITIME), offset 0x014	. 359
Register 7:	QEI Velocity Counter (QEICOUNT), offset 0x018	. 360
Register 8:	QEI Velocity (QEISPEED), offset 0x01C	. 361
Register 9:	QEI Interrupt Enable (QEIINTEN), offset 0x020	. 362
Register 10:	QEI Raw Interrupt Status (QEIRIS), offset 0x024	. 363
•	QEI Interrupt Status and Clear (QEIISC), offset 0x028	
-	·	

Revision History

Date	Revision	Description
July 2006	00	Initial public release of LM3S328, LM3S601, LM3S610, LM3S611, LM3S612, LM3S613, LM3S615, LM3S628, LM3S801, LM3S811, LM3S812, LM3S815, and LM3S828 data sheets.
October 2006	01	Second release of LM3S328, LM3S601, LM3S610, LM3S611, LM3S613, LM3S615, LM3S628, LM3S801, LM3S812, LM3S815, and LM3S828 data sheets. Includes the following changes:
		 Updated the clocking examples in the I2C chapter. Added Serial Flash Loader usage information. Added "5-V-tolerant" description for GPIOs to feature list, GPIO chapter, and Electrical chapter. Added maximum values for 20 MHz and 25 MHz parts to Table 9-1, "16-Bit Timer With Prescaler Configurations" in the Timers chapter. Made the following changes in the System Control chapter: Updated field descriptions in the Run-Mode Clock Configuration (RCC) register . Updated the internal oscillator clock speed. Added the Deep-Sleep Clock Configuration (DSLPCFG) register. Added bus fault information to the clock gating registers.

This table provides a summary of the document revisions.

About This Document

This data sheet provides reference information for the LM3S801 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex[™]-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- CoreSight™ Design Kit Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 0-1.

Table 0-1. Documentation Conventions

Notation	Meaning	
General Register Notation		
REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0 , SRCR1 , and SRCR2 .	
bit	A single bit in a register.	
bit field	Two or more consecutive and related bits.	
offset 0x <i>nnn</i>	A hexadecimal increment to a register's address, relative to that module's base address as specified in Table 3-1, "Memory Map," on page 37.	

Table 0-1.	Documentation Conventions
------------	----------------------------------

Notation	Meaning
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.
reserved	Register bits marked reserved are reserved for future use. Reserved bits return an indeterminate value, and should never be changed. Only write a reserved bit with its current value.
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.
RO	Software can read this field. Always write the chip reset value.
R/W	Software can read or write this field.
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.
	This register is typically used to clear the corresponding bit in an interrupt register.
WO	Only a write by software is valid; a read of the register returns no meaningful data.
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.
0	Bit cleared to 0 on chip reset.
1	Bit set to 1 on chip reset.
-	Nondeterministic.
Pin/Signal Notation	
[]	Pin alternate function; a pin defaults to the signal without the brackets.
pin	Refers to the physical connection on the package.
signal	Refers to the electrical signal encoding of a pin.

Table 0-1. Documentation Conventions

Notation	Meaning
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
X	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF. Binary numbers are indicated with a b suffix, for example, 1011b. Decimal numbers are written without a prefix or suffix.

1 Architectural Overview

The Luminary Micro Stellaris[™] family of microcontrollers—the first ARM® Cortex[™]-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The LM3S801 controller in the Stellaris family offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the controller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost.

Luminary Micro offers a complete solution to get to market quickly, with a customer development board, white papers and application notes, and a strong support, sales, and distributor network.

1.1 Product Features

The LM3S801 microcontroller includes the following product features:

- 32-Bit RISC Performance
 - 32-bit ARM® Cortex[™]-M3 v7M architecture optimized for small-footprint embedded applications
 - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
 - 50-MHz operation
 - Hardware-division and single-cycle-multiplication
 - Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
 - 26 interrupts with eight priority levels
 - Memory protection unit (MPU) provides a privileged mode for protected operating system functionality
 - Unaligned data access, enabling data to be efficiently packed into memory
 - Atomic bit manipulation (bit-banding) delivers maximum memory utilization and streamlined peripheral control
- Internal Memory
 - 64 KB single-cycle flash
 - User-managed flash block protection on a 2-KB block basis
 - User-managed flash data programming
 - User-defined and managed flash-protection block
 - 8 KB single-cycle SRAM
- General-Purpose Timers
 - Three timers, each of which can be configured as a single 32-bit timer or as two 16-bit timers
 - 32-bit Timer modes:
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input

- User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
- 16-bit Timer modes:
 - General-purpose timer function with an 8-bit prescaler
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
- 16-bit Input Capture modes:
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode:
 - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
 - 32-bit down counter with a programmable load register
 - Separate watchdog clock with an enable
 - Programmable interrupt generation logic with interrupt masking
 - Lock register protection from runaway software
 - Reset generation logic with an enable/disable
 - User-enabled stalling when the controller asserts the CPU Halt flag during debug
 - Synchronous Serial Interface (SSI)
 - Master or slave operation
 - Programmable clock bit rate and prescale
 - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
 - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
 - Programmable data frame size from 4 to 16 bits
 - Internal loopback test mode for diagnostic/debug testing
- UART
 - Two fully programmable 16C550-type UARTs
 - Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
 - Programmable baud-rate generator with fractional divider
 - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
 - FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
 - Standard asynchronous communication bits for start, stop, and parity
 - False-start-bit detection
 - Line-break generation and detection

- Analog Comparators
 - Three independent integrated analog comparators
 - Configurable for output to drive an output pin or generate an interrupt
 - Compare external pin input to external pin input or to internal programmable voltage reference
- I²C
 - Master and slave receive and transmit operation with transmission speed up to 100 Kbps in Standard mode and 400 Kbps in Fast mode
 - Interrupt generation
 - Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode
- PWM
 - Three PWM generator blocks, *each* with one 16-bit counter, two comparators, a PWM generator, and a dead-band generator
 - One 16-bit counter
 - Runs in Down or Up/Down mode
 - Output frequency controlled by a 16-bit load value
 - Load value updates can be synchronized
 - Produces output signals at zero and load value
 - Two comparators
 - Comparator value updates can be synchronized
 - Produces output signals on match
 - PWM generator
 - Output PWM signal is constructed based on actions taken as a result of the counter and comparator output signals
 - Produces two independent PWM signals
 - Dead-band generator
 - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
 - Can be bypassed, leaving input PWM signals unmodified
 - Flexible output control block with PWM output enable of each PWM signal
 - PWM output enable of each PWM signal
 - Optional output inversion of each PWM signal (polarity control)
 - Optional fault handling for each PWM signal
 - Synchronization of timers in the PWM generator blocks
 - Synchronization of timer/comparator updates across the PWM generator blocks
 - Interrupt status summary of the PWM generator blocks
- QEI
 - Hardware position integrator tracks the encoder position


- Velocity capture using built-in timer
- Interrupt generation on index pulse, velocity-timer expiration, direction change, and quadrature error detection
- GPIOs
 - Up to 36 GPIOs, depending on configuration
 - 5-V-tolerant input/outputs
 - Programmable interrupt generation as either edge-triggered or level-sensitive
 - Bit masking in both read and write operations through address lines
 - Programmable control for GPIO pad configuration:
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables
- Power
 - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
 - Low-power options on controller: Sleep and Deep-sleep modes
 - Low-power options for peripherals: software controls shutdown of individual peripherals
 - User-enabled LDO unregulated voltage detection and automatic reset
 - 3.3-V supply brownout detection and reporting via interrupt or reset
- Flexible Reset Sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset
 - Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
 - Six reset sources
 - Programmable clock source control
 - Clock gating to individual peripherals for power savings
 - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
 - Debug access via JTAG and Serial Wire interfaces
 - Full JTAG boundary scan
- Industrial-range 48-pin RoHS-compliant LQFP package

1.2 Target Applications

- Factory automation and control
- Industrial control power devices
- Building and home automation
- Brushless DC and AC induction motors

1.3 High-Level Block Diagram





1.4 Functional Overview

The following sections provide an overview of the features of the LM3S801 microcontroller. The chapter number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 396.

1.4.1 ARM Cortex[™]-M3

1.4.1.1 Processor Core (Section 2 on page 34)

All members of the Stellaris product family, including the LM3S801 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

Section 2, "ARM Cortex-M3 Processor Core," on page 34 provides an overview of the ARM core; the core is detailed in the ARM® CortexTM-M3 Technical Reference Manual.

1.4.1.2 Nested Vectored Interrupt Controller (NVIC)

The LM3S801 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM Cortex-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 26 interrupts.

Section 4, "Interrupts," on page 39 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex™-M3 Technical Reference Manual*.

1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S801 controller features Pulse Width Modulation (PWM) outputs and the Quadrature Encoder Interface (QEI).

1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S801, PWM motion control functionality can be achieved through dedicated, flexible motion control hardware (the PWM pins) or through the motion control features of the general-purpose timers (using the CCP pins).

PWM Pins (Section 15 on page 317)

The LM3S801 PWM module consists of three PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two comparators, a PWM signal generator, a dead-band generator, and an interruptselector. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that can either be independent signals or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.

CCP Pins ("16-Bit PWM Mode" on page 156)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

1.4.2.2 QEI (Section 16 on page 349)

A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, you can track the position, direction of rotation, and speed. In addition, a third channel, or index signal, can be used to reset the position counter.

The quadrature encoder with index (QEI) module interprets the code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

1.4.3 Analog Peripherals

To handle analog signals, the LM3S801 controller offers three analog comparators.

1.4.3.1 Analog Comparators (Section 14 on page 305)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S801 controller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence. The interrupt generation logic is separate.

1.4.4 Serial Communications Peripherals

The LM3S801 controller supports both asynchronous and synchronous serial communications with two fully programmable 16C550-type UARTs, SSI and I²C serial communications.

1.4.4.1 UART (Section 11 on page 202)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S801 controller includes two fully programmable 16C550-type UARTs that support data transfer speeds up to 460.8 Kbps. (Although similar in functionality to a 16C550 UART, it is not register compatible.)

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

1.4.4.2 SSI (Section 12 on page 238)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

1.4.4.3 I²C (Section 13 on page 273)

The Inter-Integrated Circuit (I^2C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL).

The I²C bus interfaces to external I²C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I²C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

The Stellaris I^2C module provides the ability to communicate to other IC devices over an I^2C bus. The I^2C bus supports devices that can both transmit and receive (write and read) data.

Devices on the I²C bus can be designated as either a master or a slave. The I²C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four I²C modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

The Stellaris I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts. The I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The I^2C slave generates interrupts when data has been sent or requested by a master.

1.4.5 System Peripherals

1.4.5.1 Programmable GPIOs (Section 8 on page 109)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris GPIO module is composed of five physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports up to 36 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see Table 18-4 on page 374 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines.

1.4.5.2 Three Programmable Timers (Section 9 on page 147)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris General-Purpose Timer Module (GPTM) contains three GPTM blocks. Each GPTM block provides two 16-bit timer/counters that can be configured to operate independently as timers

or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

When configured in 32-bit mode, a timer can run as a one-shot timer, periodic timer, or Real-Time Clock (RTC). When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

1.4.5.3 Watchdog Timer (Section 10 on page 179)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

1.4.6 Memory Peripherals

The Stellaris controllers offer both SRAM and Flash memory.

1.4.6.1 SRAM (Section 7.2.1 on page 95)

The LM3S801 static random access memory (SRAM) controller supports 8 KB SRAM. The internal SRAM of the Stellaris devices is located at address 0x20000000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

1.4.6.2 Flash (Section 7.2.2 on page 96)

The LM3S801 Flash controller supports 64 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.4.7 Additional Features

1.4.7.1 Memory Map (Section 3 on page 37)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S801 controller can be found on page 37. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The ARM® Cortex[™]-M3 Technical Reference Manual provides further information on the memory map.

1.4.7.2 JTAG TAP Controller (Section 5 on page 42)

The Joint Test Action Group (JTAG) port provides a standardized serial interface for controlling the Test Access Port (TAP) and associated test logic. The TAP, JTAG instruction register, and JTAG data registers can be used to test the interconnects of assembled printed circuit boards, obtain manufacturing information on the components, and observe and/or control the inputs and outputs of the controller during normal operation. The JTAG port provides a high degree of testability and chip-level access at a low cost.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The LMI JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while LMI JTAG instructions select the LMI TDO outputs. The multiplexer is controlled by the LMI JTAG controller, which has comprehensive programming for the ARM, LMI, and unimplemented JTAG instructions.

1.4.7.3 System Control and Clocks (Section 6 on page 52)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- Section 17, "Pin Diagram," on page 365
- Section 18, "Signal Tables," on page 366
- Section 19, "Operating Characteristics," on page 377
- Section 20, "Electrical Characteristics," on page 378
- Section 21, "Package Information," on page 391

1.5 System Block Diagram




Figure 1-2. LM3S801 Controller System-Level Block Diagram

2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Full-featured debug solution with a:
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

The Stellaris family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, and building and home automation.

For more information on the ARM Cortex-M3 processor core, see the *ARM*® *Cortex™-M3 Technical Reference Manual*. For information on SWJ-DP, see the *CoreSight™ Design Kit Technical Reference Manual*.

2.1 Block Diagram





2.2 Functional Description

Important: The ARM® Cortex[™]-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1. As noted in the *ARM*® *Cortex™-M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

2.2.1 Serial Wire and JTAG Debug


Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight[™]-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM® Cortex[™]-M3 Technical Reference Manual* does not apply to Stellaris devices.

The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP. ETM was not implemented in the Stellaris devices. This means Chapters 15 and 16 of the *ARM*® *Cortex™-M3 Technical Reference Manual* can be ignored.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris devices have implemented TPIU as shown in Figure 2-2. This is similar to the non-ETM version described in the *ARM® CortexTM-M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.

Figure 2-2. TPIU Block Diagram



2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*[®] Cortex[™]-M3 Technical Reference Manual.

2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S801 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

2.2.6 Nested Vectored Interrupt Controller (NVIC)

2.2.6.1 Interrupts

The ARM® Cortex[™]-M3 Technical Reference Manual describes the maximum number of interrupts and interrupt priorities. The LM3S801 microcontroller supports 26 interrupts with eight priority levels.

2.2.6.2 SysTick Calibration Value Registers

The SysTick Calibration Value register is not implemented.

3 Memory Map

The memory map for the LM3S801 is provided in Table 3-1. In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*TM-*M3 Technical Reference Manual*.

Start	Start End Description		For details on registers, see	
Memory				
0x00000000	0x00007FFF	On-chip flash	page 99	
0x00008000	0x1FFFFFFF	Reserved ^a		
0x20000000	0x20001FFF	Bit-banded on-chip SRAM	-	
0x20002000	0x200FFFFF	Reserved ^a	-	
0x22000000	0x2203FFFF	Bit-band alias of 0x20000000 through 0x20001FFF	-	
0x22040000	0x23FFFFFF	Reserved ^a	-	
FiRM Peripher	als			
0x40000000	0x40000FFF	Watchdog timer	page 181	
0x40001000	0x40003FFF	Reserved for three additional watchdog timers (per FiRM specification) ^a	-	
0x40004000	0x40004FFF	GPIO Port A	page 116	
0x40005000	0x40005FFF	GPIO Port B	page 116	
0x40006000	0x40006FFF	GPIO Port C	page 116	
0x40007000	0x40007FFF	GPIO Port D		
0x40008000	0x40008FFF	SSI	page 249	
0x40009000	x40009000 0x4000BFFF Reserved for three additional SSIs (per FiRM specification) ^a		-	
0x4000C000	0x4000CFFF	UART0	page 208	
0x4000D000	0x4000DFFF	UART1	page 208	
0x4000E000	0x4000FFFF	Reserved for two additional UARTs (per FiRM specification) ^a	-	
0x40010000	0x4001FFFF	Reserved for future FiRM peripherals ^a	-	
Peripherals				
0x40020000	0x400207FF	I ² C Master	page 283	
0x40020800	0x40020FFF	I ² C Slave	page 297	
0x40021000	0x40023FFF	Reserved ^a	-	

 Table 3-1.
 Memory Map (Sheet 1 of 2)

Table 3-1. Memory Map (Sheet 2 of 2)

Start	End	Description	For details on registers, see
0x40024000	0x40024FFF	GPIO Port E	page 116
0x40025000	0x40025FFF	Reserved ^a	-
0x40028000	0x40028FFF	PWM	page 324
0x40029000	0x4002BFFF	Reserved ^a	-
0x4002C000	0x4002CFFF	QEI	page 352
0x4002D000	0x4002FFFF	Reserved ^a	-
0x40030000	0x40030FFF	Timer0	page 158
0x40031000	0x40031FFF	Timer1	page 158
0x40032000	0x40032FFF	Timer2	page 158
0x40033000	0x40037FFF	Reserved ^a	-
0x40038000	0x4003BFFF	Reserved ^a	-
0x4003C000	0x4003CFFF	Analog comparators	page 309
0x4003D000	0x400FCFFF	Reserved ^a	-
0x400FD000	0x400FDFFF	Flash control	page 99
0x400FE000	0x400FFFFF	System control	page 59
0x40100000	0x41FFFFFF	Reserved ^a	-
0x42000000	0x43FFFFFF	Bit-band alias of 0x40000000 through 0x400FFFF	-
0x44000000	0xDFFFFFFF	Reserved ^a	-
Private Periphe	ral Bus		
0xE0000000	0xE0000FFF	Instrumentation Trace Macrocell (ITM)	ARM® Cortex [™] -M3
0xE0001000	0xE0001FFF	Data Watchpoint and Trace (DWT)	Technical Reference Manual
0xE0002000	0xE0002FFF	Flash Patch and Breakpoint (FPB)	
0xE0003000	0xE000DFFF	Reserved ^a	
0xE000E000	0xE000EFFF	Nested Vectored Interrupt Controller (NVIC)	
0xE000F000	0xE003FFFF	Reserved ^a	
0xE0040000	0xE0040FFF	Trace Port Interface Unit (TPIU)	
0xE0041000	0xE0041FFF	Reserved ^a	-
0xE0042000	0xE00FFFFF	Reserved ^a	-
0xE0100000	0xFFFFFFFF	Reserved for vendor peripherals ^a	-

a. All reserved space returns a bus fault when read or written.

4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 lists all the exceptions. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 26 interrupts (listed in Table 4-2). Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You can also group priorities by splitting priority levels into pre-emption priorities and subpriorities. All the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM® Cortex™-M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower the position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM® Cortex™-M3 Technical Reference Manual* for more information on exceptions and interrupts.

Exception Type	Position	Priority ^a	Description
-	0	-	Stack top is loaded from first entry of vector table on reset.
Reset	1	-3 (highest)	Invoked on power up and warm reset. On first instruction, drops to lowest priority (and then is called the base level of activation). This is asynchronous.
Non-Maskable Interrupt (NMI)	2	-2	Cannot be stopped or preempted by any exception but reset. This is asynchronous.
			An NMI is only producible by software, using the NVIC Interrupt Control State register.
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.
			The priority of this exception can be changed.
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise. You can enable or disable this fault.

Table 4-1. Exception Types

39

Exception Type	Position	Priority ^a	Description
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.
-	7-10	-	Reserved.
SVCall	11	settable	System service call with SVC instruction. This is synchronous.
Debug Monitor	12	settable	Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 lists the interrupts on the LM3S801 controller.

 Table 4-1.
 Exception Types (Continued)

a. 0 is the default priority for all the settable priorities.

Table 4-2. Interrupts

Interrupt (Bit in Interrupt Registers)	Description	
0	GPIO Port A	
1	GPIO Port B	
2	GPIO Port C	
3	GPIO Port D	
4	GPIO Port E	
5	UART0	
6	UART1	
7	SSI	
8	l ² C	
9	PWM Fault	
10	PWM Generator 0	
11	PWM Generator 1	
12	PWM Generator 2	

Interrupt (Bit in Interrupt Registers)	Description	
13	QEI	
14-17	Reserved	
18	Watchdog timer	
19	Timer0a	
20	Timer0b	
21	Timer1a	
22	Timer1b	
23	Timer2a	
24	Timer2b	
25	Analog Comparator 0	
26	Analog Comparator 1	
27	Analog Comparator 2	
28	System Control	
29	Flash Control	
30	Reserved	
31	Reserved	

Table 4-2. Interrupts (Continued)

5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The LMI JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while LMI JTAG instructions select the LMI TDO outputs. The multiplexer is controlled by the LMI JTAG controller, which has comprehensive programming for the ARM, LMI, and unimplemented JTAG instructions.

The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
 - BYPASS instruction
 - IDCODE instruction
 - SAMPLE/PRELOAD instruction
 - EXTEST instruction
 - INTEST instruction
- ARM additional instructions:
 - APACC instruction
 - DPACC instruction
 - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the ARM® Cortex[™]-M3 Technical Reference Manual for more information on the ARM JTAG controller.

5.1 Block Diagram




Figure 5-1. JTAG Module Block Diagram

5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 48 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 386 for JTAG timing diagrams.

5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
тск	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

Table 5-1.	JTAG Port Pins Reset State
------------	----------------------------

5.2.1.1 Test Reset Input (TRST)

The $\overline{\text{TRST}}$ pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When $\overline{\text{TRST}}$ is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while $\overline{\text{TRST}}$ is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the $\overline{\text{TRST}}$ pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 46.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

5.2.1.5 Test Data Output (TDO)


The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 46. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.





5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Shift Registers" on page 46.

5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes requires clarification.

5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or \overline{RST} , the JTAG port pins default to their JTAG configurations. The default configuration includes enabling the pull-up resistors (setting **GPIOPUR**

to 1 for PB7 and PC[3:0]) and enabling the alternate hardware function (setting **GPIOAFSEL** to 1 for PB7 and PC[3:0]) on the JTAG pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger does not have enough time to connect and halt the controller before the JTAG pin functionality switches. This locks the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality using an external trigger.

5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Capture IR, Exit1 IR, Update IR, Run Test Idle, Select DR, Select IR, Capture IR, Run Test Idle, Select DR, Select IR, and Test-Logic-Reset states.

Stepping through the JTAG TAP Instruction Register (IR) load sequences of the TAP state machine twice without shifting in a new instruction enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM*[®] *Cortex™-M3 Technical Reference Manual* and the *ARM*[®] *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occuring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

5.3 Initialization and Configuration

After a Power-On-Reset or an external reset (\mathbb{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins (PB7 and PC[3:0]) for their alternate function using the **GPIOAFSEL** register.

5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

Table 5-2. JTAG Instruction Register Commands

5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/ PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows

tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the \overline{RST} input pin is on the Boundary Scan Data Register chain, it is only observable.

5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 50 for more information.

5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 51 for more information.

5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 51 for more information.

5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 51 for more information.

5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 50 for more information.

5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 50 for more information.

5.4.2 Data Registers


The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x1BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.


Figure 5-3. IDCODE Register Format



5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

Figure 5-4. BYPASS Register Format




5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These

signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin, \overline{RST} , is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex™-M3 Technical Reference Manual.*

5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex™-M3 Technical Reference Manual.*

5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex™-M3 Technical Reference Manual.*

51

6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see page 52
- Local control, such as reset (see page 52), power (see page 55) and clock control (see page 55)
- System control (Run, Sleep, and Deep-Sleep modes), see page 57

6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, Flash size, and other features. See the **DID0**, **DID1** and **DC0-DC4** registers starting on page 60.

6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

6.1.2.1 Reset Sources

The controller has six sources of reset:

- **1.** External reset input pin (\overline{RST}) assertion, see page 52.
- 2. Power-on reset (POR), see page 53.
- 3. Internal brown-out (BOR) detector, see page 53.
- 4. Software-initiated reset (with the software reset registers), see page 54.
- 5. A watchdog timer reset condition violation, see page 54.
- 6. Internal low drop-out (LDO) regulator output, see page 55.

After a reset, the **Reset Cause (RESC)** register (see page 80) is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

Note: The main oscillator is used for external resets and power-on resets; the internal oscillator is used during the internal process by internal reset and clock verification circuitry.

6.1.2.2 RST Pin Assertion

The external reset pin (\overline{RST}) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 42). The external reset sequence is as follows:

- **1.** The external reset pin (RST) is asserted and then de-asserted.
- 2. After RST is de-asserted, the main crystal oscillator must be allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.

3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.


The external reset timing is shown in Figure 20-9 on page 389.

6.1.2.3 Power-On Reset (POR)

The Power-On Reset (POR) circuitry detects a rise in power-supply voltage and generates an on-chip reset pulse. To use the on-chip circuitry, the \overline{RST} input needs a pull-up resistor (1K to 10K Ω).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The specified operating parameters include supply voltage, frequency, temperature, and so on. If the operating conditions are not met at the point of POR end, the Stellaris controller does not operate correctly. In this case, the reset must be extended using external circuitry. The \overline{RST} input may be used with the circuit as shown in Figure 6-1.

Figure 6-1. External Circuitry to Extend Reset



The R_1 and C_1 components define the power-on delay. The R_2 resistor mitigates any leakage from the \overline{RST} input. The diode discharges C_1 rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset (\mathbb{RST}) or internal POR to go inactive.
- 2. After the resets are inactive, the main crystal oscillator must be allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.
- 3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 20-10 on page 389.

6.1.2.4 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if V_{DD} drops below V_{BTH} . The circuit is provided to guard against improper operation of logic and peripherals that operate off V_{DD} and not the LDO voltage. If a brown-out condition is detected, the system may generate a controller interrupt or a system reset. The BOR circuit has a digital filter that protects against noise-related detection. This feature may be optionally enabled.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register (see page 71). The BORIOR bit in the **PBORCTL** register must be set for a brown-out to trigger a reset. The brown-out reset sequence is as follows:

- 1. When V_{DD} drops below V_{BTH} , an internal BOR condition is set.
- 2. If the BORWT bit in the **PBORCTL** register is set, the BOR condition is resampled sometime later (specified by BORTIM) to determine if the original condition was caused by noise. If the BOR condition is not met the second time, then no action is taken.
- 3. If the BOR condition exists, an internal reset is asserted.
- 4. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.
- 5. The internal \overline{BOR} signal is released after 500 µs to prevent another BOR condition from being set before software has a chance to investigate the original cause.

The internal Brown-Out Reset timing is shown in Figure 20-11 on page 389.

6.1.2.5 Software Reset

Each peripheral can be reset by software. There are three registers that control this function (see the **SRCRn** registers, starting on page 73). If the bit position corresponding to a peripheral is set, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 57). Writing a bit lane with a value of 1 initiates a reset of the corresponding unit. Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software also. Setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset in initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 20-12 on page 389.

6.1.2.6 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register (see page 182), and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.

3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The watchdog reset timing is shown in Figure 20-13 on page 390.

6.1.2.7 Low Drop-Out

A reset can be made when the internal low drop-out (LDO) regulator output goes unregulated. This is initially disabled and may be enabled by software. LDO is controlled with the **LDO Power Control (LDOPCTL)** register (see page 72). The LDO reset sequence is as follows:

- 1. LDO goes unregulated and the LDOARST bit in the LDOARST register is set.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The LDO reset timing is shown in Figure 20-14 on page 390.

6.1.3 Power Control

The LDO regulator permits the adjustment of the on-chip output voltage (V_{OUT}). The output may be adjusted in 50 mV increments between the range of 2.25 V through 2.75 V. The adjustment is made through the VADJ field of the **LDO Power Control (LDOPCTL)** register (see page 72).

6.1.4 Clock Control

System control determines the clocking and control of clocks in this part.

6.1.4.1 Fundamental Clock Sources

There are two fundamental clock sources for use in the device:


- The main oscillator, driven from either an external crystal or a single-ended source. As a crystal, the main oscillator source is specified to run from 1-8 MHz. However, when the crystal is being used as the PLL source, it must be from 3.579545–8.192 MHz to meet PLL requirements. As a single-ended source, the range is from DC to the specified speed of the device.
- The internal oscillator, which is an on-chip free running clock. The internal oscillator is specified to run at 12 MHz ± 50%. It can be used to clock the system, but the tolerance of frequency range must be met.

The internal system clock may be driven by either of the above two reference sources as well as the internal PLL, provided that the PLL input is connected to a clock source that meets its AC requirements.

Nearly all of the control for the clocks is provided by the **Run-Mode Clock Configuration (RCC)** register (see page 81).

Figure 6-2 shows the logic for the main clock tree. The peripheral blocks are driven by the System Clock signal and can be programmatically enabled/disabled. The PWM clock signal is a synchronous divide by of the system clock to provide the PWM circuit with more range.

Figure 6-2. Main Clock Tree



a. These are bit fields within the Run-Mode Clock Configuration(RCC) register.

6.1.4.2 PLL Frequency Configuration

The user does not have direct control over the PLL frequency, but is required to match the external crystal used to an internal PLL-Crystal table. This table is used to create the best fit for PLL parameters to the crystal chosen. Not all crystals result in the PLL operating at exactly 200 MHz, though the frequency is within \pm 1%. The result of the lookup is kept in the **XTAL to PLL Translation (PLLCTL)** register (see page 86).

Table 6-4 on page 84 describes the available crystal choices and default programming of the **PLLCTL** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register (see page 81). Any time the XTAL field changes, a read of the internal table is performed to get the correct value. Table 6-4 on page 84 describes the available crystal choices and default programming values.

6.1.4.3 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the **RCC** register fields as shown in Table 6-4 on page 84.

6.1.4.4 PLL Operation

If the PLL configuration is changed, the PLL output is not stable for a period of time (PLL $T_{RFADY}=0.5$ ms) and during this time, the PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register (see page 81)—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at a 8.192-MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the T_{READY} condition is met after one of the

two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC** register is switched to use the PLL.

6.1.4.5 Clock Verification Timers

There are three identical clock verification circuits that can be enabled though software. The circuit checks the faster clock by a slower clock using timers:

- The main oscillator checks the PLL.
- The main oscillator checks the internal oscillator.
- The internal oscillator divided by 64 checks the main oscillator.

If the verification timer function is enabled and a failure is detected, the main clock tree is immediately switched to a working clock and an interrupt is generated to the controller. Software can then determine the course of action to take. The actual failure indication and clock switching does not clear without a write to the **CLKVCLR** register, an external reset, or a POR reset. The clock verification timers are controlled by the PLLVER, IOSCVER, and MOSCVER bits in the **RCC** register (see page 81).

6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively. The **DC1**, **DC2** and **DC4** registers act as a write mask for the **RCGCn**, **SCGCn**, and **DCGCn** registers.

In Run mode, the controller is actively executing code. In Sleep mode, the clocking of the device is unchanged but the controller no longer executes code (and is no longer clocked). In Deep-Sleep mode, the clocking of the device may change (depending on the Run mode clock configuration) and the controller no longer executes code (and is no longer clocked). An interrupt returns the device to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Each mode is described in more detail in this section.

6.1.5.1 Run Mode

Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the **RCGCn** registers. The system clock can be any of the available clock sources including the PLL.

6.1.5.2 Sleep Mode

In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when Auto Clock Gating is enabled (see **RCC** register on page 81) or the **RCGCn** register when the Auto Clock Gating is disabled. The System Clock has the same source and frequency as that during Run mode.

6.1.5.3 Deep-Sleep Mode

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when Auto Clock Gating is enabled (see **RCC** register) or the **RCGCn** register when the Auto Clock Gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled (see page 92). When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware powers the PLL down and overrides the SYSDIV field of the active **RCC** register to be /16 or /64 respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that were stopped during the Deep-Sleep duration.

6.2 Initialization and Configuration

The PLL is configured using direct register writes to the **Run-Mode Clock Configuration (RCC)** register. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the **RCC** register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN and OE bits in RCC. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN and OE bits powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the **Raw Interrupt Status (RIS**) register. If the PLL doesn't lock, the configuration is invalid.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC.

Important: If the BYPASS bit is cleared before the PLL locks, it is possible to render the device unusable.

6.3 Register Map

Table 6-1 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400FE000.

Offset	Name	Reset	Туре	Description	See page			
Device Identification and Capabilities								
0x000	DID0	-	RO	Device identification 0	60			
0x004	DID1	-	RO	Device identification 1	61			
0x008	DC0	0x001F001F	RO	Device capabilities 0	63			
0x010	DC1	0x0000003	RO	Device capabilities 1	64			
0x014	DC2	0x07071113	RO	Device capabilities 2	66			
0x018	DC3	0x3F0037FF	RO	Device Capabilities 3	68			
0x01C	DC4	0x0000001F	RO	Device Capabilities 4	70			
Local Co	Local Control							
0x030	PBORCTL	0x00007FFD	R/W	Power-On and Brown-Out Reset Control	71			
0x034	LDOPCTL	0x00000000	R/W	LDO Power Control	72			
0x040	SRCR0	0x00000000	R/W	Software Reset Control 0	73			

Table 6-1. System Control Register Map (Sheet 1 of 2)

Offset	Name	Reset	Туре	Description	See page
0x044	SRCR1	0x00000000	R/W	Software Reset Control 1	74
0x048	SRCR2	0x00000000	R/W	Software Reset Control 2	75
0x050	RIS	0x00000000	RO	Raw Interrupt Status	76
0x054	IMC	0x00000000	R/W	Interrupt Mask Control	77
0x058	MISC	0x00000000	R/W1C	Masked Interrupt Status and Clear	79
0x05C	RESC	-	R/W	Reset Cause	80
0x060	RCC	0x078E3AC0	R/W	Run-Mode Clock Configuration	81
0x064	PLLCFG	-	RO	XTAL to PLL translation	86
System C	Control		I		l
0x100	RCGC0	0x00000001	R/W	Run-Mode Clock Gating Control 0	87
0x104	RCGC1	0x00000000	R/W	Run-Mode Clock Gating Control 1	89
0x108	RCGC2	0x00000000	R/W	Run-Mode Clock Gating Control 2	91
0x110	SCGC0	0x00000001	R/W	Sleep-Mode Clock Gating Control 0	87
0x114	SCGC1	0x00000000	R/W	Sleep-Mode Clock Gating Control 1	89
0x118	SCGC2	0x00000000	R/W	Sleep-Mode Clock Gating Control 2	91
0x120	DCGC0	0x00000001	R/W	Deep-Sleep-Mode Clock Gating Control 0	87
0x124	DCGC1	0x00000000	R/W	Deep-Sleep-Mode Clock Gating Control 1	89
0x128	DCGC2	0x00000000	R/W	Deep-Sleep-Mode Clock Gating Control 2	91
0X144	DSLPCLKCFG	0x07800000	R/W	Deep-Sleep Clock Configuration	92
0x150	CLKVCLR	0x00000000	R/W	Clock verification clear	93
0x160	LDOARST	0x00000000	R/W	Allow unregulated LDO to reset the part	94

Table 6-1. System Control Register Map (Sheet 2 of 2)

6.4 Register Descriptions

The remainder of this section lists and describes the System Control registers, in numerical order by address offset.

Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1	reserved		VER		'		1	•	1	res	erved	'	'	'	1	·
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	I		г г	MA	JOR		1	I		T	1	I MI	NOR	I	T	T
pe set	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -
Bit/	/Field		Name		Туре		Reset		Descript	tion						
	31	re	eserved		RO		0		Reserve never be			n indete	erminate	e value	, and sh	nould
3(0:28		VER		RO		0		This field	d define	es the ve	ersion a	of the D	ID0 reg	gister fo	rmat:
							0=Regis	ster vers	sion for	the Stel	llaris mi	crocor	ntrollers			
27	7:16	r	eserved		RO		0		Reserve never be			n indete	erminate	e value	, and sh	nould
1	5:8	٩	MAJOR		RO		-		This field The maj as a lette This field	jor revis er (A fo	ion nun r first re	nber is i vision,	indicate B for se	d in th	e part n	umbe
									0: Revis	ion A (i	nitial de	vice)				
									1: Revis	ion B (f	irst revi	sion)				
									and so c	on.						
-	7:0	MINOR			RO -				This field specifies the minor revision number of the device. This field is numeric and is encoded as follows:							
									0: No ch	nanges.	Major r	evision	was mo	ost rec	ent upd	ate.
									1: One i update.	ntercon	nect ch	ange m	ade sin	ce las	t major i	evisio
									2: Two ir update.	nterconi	nect cha	anges m	nade sir	nce las	t major i	revisio
									and so d	าท						

Register 2: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, and package type.

Note: The bit diagram indicates some values are device-specific. The table below indicates values for your part.

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		V	ER		l .		FAM			•		PAR	TNO			
e et	RO 0	RO 0	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -						
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1 1	rese	erved					TEMP	I	P	i KG	RoHS	QU	i Jal
e et	RO 0	RO 0	RO -	RO -	RO -	RO 0	RO 1	RO 1	RO -	RO -						
Bit/	/Field		Name		Туре		Reset		Descript	ion						
<u>م</u>	1:28		VER		RO		0x0		This field	d define	s tha vi	arsion c	f tha D		stor for	mat.
0	1.20		VEIX		NO		0.00		0=Regis					-		mat.
2	7:24		FAM		RO		0x0		Family							
									This field within th	•		•			he dev	rice
									The 0x0 microco			s the St	ellaris f	family of		
2	3:16	F	PARTNC)	RO		0x31		Part Nur	nber						
									This field family.	d provid	es the	part nur	mber of	the dev	ice wit	nin th
									The 0x3	1 value	indicat	es the L	M3S80	01 micro	control	ler.
1	5:8	r	eserved		RO		0		Reserve never be			n indete	rminate	e value, a	and sh	ould
-	7:5		TEMP		RO		see tabl	е	Tempera	ature Ra	ange					
									This field This field					ating of tl	ne dev	ice.
									TEN	/IP	Desc	ription				
									00	0	Com 70°C		tempei	rature ra	nge (0	°C to
									00	1	Indus 85°C		nperatu	ure range	e (-40°	C to
									010-	111	Rese	erved				
4	4:3		PKG		RO		0x1		This field a 48-pin				e type.	A value	of 1 ind	dicate

Device Identification 1 (DID1)

Bit/Field	Name	Туре	Reset	Description				
2	RoHS	RO	1	RoHS-Complia				
				A 1 in this bit s	specifies the device is RoHS-compliant.			
1:0	QUAL	RO	see table	This field is encoded as follows:				
				QUAL	Description			
				00	Engineering Sample (unqualified)			
				01	Pilot Production (unqualified)			
				10	Fully Qualified			
				11	Reserved			

Register 3: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Note: The bit diagram indicates the values are device-specific. The table below indicates values for your specific part.

	Device (Offset 0x0	•	ties Reg	ister 0 ((DC0)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1				1 1		1	SR/	1 AMSZ	I	I	I	I	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							•	FLS	HSZ	•	•	•	•	•	•	
Type Reset	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -
Bit	/Field		Name		Туре		Reset	[Descript	ion						
3	1:16	S	RAMSZ	2	RO		0x001F		ndicates				p SRAI	M. A va	lue of 0	x001F
-	15:0	F	LSHSZ		RO		0x001F		ndicates)x001F i				-	memor	y. A va	alue of

63

Register 4: Device Capabilities 1 (DC1), offset 0x010

This register is predefined by the part and can be used to verify features.

	Device (•	ities 1 (I	DC1)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		•	•	'		reserved			1		'	PWM		rese	rved		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		MINS	YSDIV	1		rese	rved		MPU	rese	erved	PLL	WDT	SWO	SWD	JTAG	
Type Reset	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	
Bit	t/Field		Name		Тур	е	Res	et	Descrip	otion							
3	81:21		reserve	d	RC)	0		Reserv never b			an inde	termina	te value	e, and s	hould	
							1		A 1 in t	his bit i	indicate	es the p	resence	of the	PWM n	nodule.	
1	19:16 reserved RO (0		Reserved bits return an indeterminate value, and should never be changed.									
1	5:12	5:12 MINSYSDIV RO 0x03				3	specifie the RC	es a 50 [.] C regis	-MHz C ster (pa	rdware- PU cloo ge 81) f e SYSD	ck with or how	a PLL o	divider o	of 4.See			
	11:8		reserve	d	RC)	0		Reserv never b			an inde	termina	te value	e, and s	hould	
	7		MPU)	1			in the C	Cortex-I	ether the M3 is av able; a 1	ailable.	A 0 in	this bit i	Jnit ndicates	
									See the ARM® Cortex [™] -M3 Technical Reference Manual for details on the MPU.								
	6:5		reserved RO 0						Reserved bits return an indeterminate value, and should never be changed.								
	4		PLL		RC)	1		A 1 in this bit indicates the presence of an implemented PLL in the device.								
	3		WDT ^a		RC)	1		A 1 in t	his bit i	indicate	es a wat	chdog t	imer or	n the de	vice.	
	2		SWO ^a	I	RC)	1					s the proport cap			ARM Se	erial Wire	
	1 SWD ^a RO 1						A 1 in this bit indicates the presence of the ARM Serial Wir Debug (SWD) capabilities.										

Bit/Field	Name	Туре	Reset	Description
0	JTAG ^a	RO	1	A 1 in this bit indicates the presence of a JTAG port.

a. These bits mask the Run-Mode Clock Gating Control 0 (RCGC0) register (see page 113), Sleep-Mode Clock Gating Control 0 (SCGC0) register (see page 113), and Deep-Sleep-Mode Clock Gating Control 0 (DCGC0) register (see page 113). Bits that are not noted are passed as 0.

65

Register 5: Device Capabilities 2 (DC2), offset 0x014

Note: The bit diagram indicates all possible features. The table below indicates values for your specific part.

This register is predefined by the part and can be used to verify features.

	Device	Capabilit	ties 2 (E	OC2)														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		· · ·	reserved			COMP2	COMP1	COMP	0		reserved	1		GPTM2	GPTM1	GPTM0		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		reserved		I2C		reserved	l	QEI		reserved		SSI	rese	rved	UART1	UART0		
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1		
Bit	t/Field	I	Name		Туре		Reset		Descrip	tion								
3	1:27	re	eserved		RO		0			ed bits re e change		indete	rminate	value,	and sho	ould		
	26	С	OMP2		RO		1		A 1 in th compara	nis bit inc ator 2.	dicates	the pres	sence c	of analo	g			
	25	С	OMP1		RO		1	A 1 in this bit indicates the presence of analog comparator 1.										
	24	С	OMP0		RO		1		A 1 in th compara	nis bit inc ator 0.	dicates	the pres	sence c	of analo	g			
2	3:19	re	eserved		RO		0			ed bits re e change		indete	rminate	value,	and she	blud		
	18	G	SPTM2		RO		1			nis bit inc nodule 2.		the pres	sence c	of Gene	ral-Purp	oose		
	17	G	GPTM1		RO		1			nis bit inc nodule 1.		the pres	sence c	of Gene	ral-Purp	oose		
	16	G	SPTM0		RO		1			nis bit inc nodule 0.		the pres	sence c	of Gene	ral-Purp	oose		
1	5:13	re	eserved		RO		0	Reserved bits return an indeterminate value, and should never be changed.										
	12		I2C		RO		1		A 1 in th	nis bit inc	dicates	the pres	sence c	of the I ²	C modu	ıle.		
	11:9	re	eserved		RO		0			ed bits re e change		indete	rminate	value,	and she	bluc		
	8		QEI		RO		1		A 1 in th	nis bit inc	dicates	the pres	sence c	of the Q	El mod	ule.		
	7:5	re	eserved		RO		0	0 Reserved bits return an indeterminate value, and should never be changed.										

Bit/Field	Name	Туре	Reset	Description
4	SSI	RO	1	A 1 in this bit indicates the presence of the SSI module.
3:2	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
1	UART1	RO	1	A 1 in this bit indicates the presence of the UART1 module.
0	UART0	RO	1	A 1 in this bit indicates the presence of the UART0 module.

Register 6: Device Capabilities 3 (DC3), offset 0x018

Note: The bit diagram indicates all possible features. The table below indicates values for your specific part.

This register is predefined by the part and can be used to verify features.

Device Capabilities 3 (DC3)

	Offset 0x0	-	ittes 5 (I)(3)																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
	resei	ved	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0			1	rese	rved							
Type Reset	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	resei	ved	C2+	C2-	reserved	C1+	C1-	C0o	C0+	C0-	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0				
Type Reset	RO 0	RO 0	RO 1	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1				
Bit	/Field		Name		Туре		Reset	C	escripti	on										
3	1:30	r	eservec	ł	RO		0					indete	rminate	value,	and sho	ould				
	29		CCP5		RO		1					the pre	sence c	f the Ca	apture/					
	28		CCP4		RO		1					the pre	sence c	f the Ca	apture/					
	27		CCP3		RO	R0 R0 <th< td=""></th<>														
	26		CCP2		RO		 A 1 in this bit indicates the presence of the Capture/ Compare/PWM pin 4. A 1 in this bit indicates the presence of the Capture/ Compare/PWM pin 3. A 1 in this bit indicates the presence of the Capture/ Compare/PWM pin 2. A 1 in this bit indicates the presence of the Capture/ Compare/PWM pin 1. A 1 in this bit indicates the presence of the Capture/ Compare/PWM pin 1. A 1 in this bit indicates the presence of the Capture/ Compare/PWM pin 1. 													
	25		CCP1		RO		Compare/PWM pin 2.A 1 in this bit indicates the presence of the Capture/													
	24		CCP0		RO		1													
2	3:14	r	eservec	ł	RO		0					indete	rminate	value,	and sho	ould				
	13		C2+		RO		1	A	1 in thi	s bit inc	dicates	the pre	sence c	of the C	2+ pin.					
	12	C2-					1	А	1 in thi	s bit inc	dicates	the pres	sence c	f the C	2- pin.					
	11	r	eservec	1	RO		0													
	10		C1+		RO		1	A 1 in this bit indicates the presence of the C1+ pin.												
	9		C1-		RO		1	А	1 in thi	s bit inc	dicates	the pre	sence c	f the C	1- pin.					
	8		C0o		RO		1													
	7		C0+		RO		1	Д	1 in thi	s bit inc	dicates	the pre	sence c	of the Co	C0+ pin.					

Bit/Field	Name	Туре	Reset	Description
6	C0-	RO	1	A 1 in this bit ir
5	PWM5	RO	1	A 1 in this bit ir
4	PWM4	RO	1	A 1 in this bit ir
3	PWM3	RO	1	A 1 in this bit ir
2	PWM2	RO	1	A 1 in this bit ir
1	PWM1	RO	1	A 1 in this bit ir
0	PWM0	RO	1	A 1 in this bit ir

Description
A 1 in this bit indicates the presence of the C0- pin.
A 1 in this bit indicates the presence of the PWM5 pin.
A 1 in this bit indicates the presence of the PWM4 pin.
A 1 in this bit indicates the presence of the PWM3 pin.
A 1 in this bit indicates the presence of the PWM2 pin.
A 1 in this bit indicates the presence of the PWM1 pin.
A 1 in this bit indicates the presence of the PWM0 pin.

Register 7: Device Capabilities 4 (DC4), offset 0x01C

This register is predefined by the part and can be used to verify features.

	Device Capabilities 4 (DC4) Offset 0x01C																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
[1	· ·	'	1	•	1		reserved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[, I	I	reserved	1		1 1		I	PORTE	PORTD	PORTC	PORTB	PORTA	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	
Bit	t/Field		Name		Туре		Reset	I	Descripti	on							
3	31:5 reserved			RO		0		Reserveo never be			indete	rminate	value,	and sho	ould		
	4	F	PORTE		RO		1	1	A 1 in this bit indicates the presence of GPIO Port E.								
	3	F	PORTD		RO		1	1	A 1 in thi	s bit inc	dicates	the pres	sence o	f GPIO	Port D.		
	2	F	PORTC		RO		1	1	A 1 in thi	s bit inc	dicates	the pres	sence o	f GPIO	Port C		
	1	F	PORTB		RO		1	1	A 1 in thi	s bit inc	dicates	the pres	sence o	f GPIO	Port B.		
	0	F	PORTA		RO		1	1	A 1 in thi	s bit inc	dicates	the pres	sence o	f GPIO	Port A.		

Register 8: Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

	Offset 0x0		Brown-C	<i>ut</i> 10000	e contro	1 (1 D C	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						l	1	re	served	'	'	•	•	•	•	'
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•	1 1		BOR	RTIM	1	I	I	1	•	I	BORIOR	BORW
ype eset	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1
Bi	t/Field		Name		Туре		Reset		Descript	ion						
31:16		reserved			RO		0		Reserved bits return an indeterminate value, and should never be changed.							
15:2		BORTIM			R/W		0x1FFF		This field specifies the number of internal oscillator clocks delayed before the BOR output is resampled if the BORWT bit is set.							
									The width of this field is derived by the t_{BOR} width of 500 μ and the internal oscillator (IOSC) frequency of 15 MHz \pm 50%. At +50%, the counter value has to exceed 10,000.							
1		BORIOR			R/W	0		BOR Interrupt or Reset								
									This bit controls how a BOR event is signaled to the controller. If set, a reset is signaled. Otherwise, an interrup is signaled.							
0		BORWT			R/W	1		BOR Wait and Check for Noise								
							This bit specifies the response to a brown-out signal assertion. If BORWT is set to 1, the controller waits BORTII IOSC periods before resampling the BOR output, and if asserted, it signals a BOR condition interrupt or reset. If th BOR resample is deasserted, the cause of the initial assertion was likely noise and the interrupt or reset is suppressed. If BORWT is 0, BOR assertions do not resamp the output and any condition is reported immediately if enabled.							DRTIM nd if t. If the s sample		

Power-On and Brown-Out Reset Control (PBORCTL)

Register 9: LDO Power Control (LDOPCTL), offset 0x034

The VADJ field in this register adjusts the on-chip output voltage (V_{OUT}).




Table 6-2. VADJ to VOUT

VADJ Value	V _{OUT} (V)	VADJ Value	V _{OUT} (V)	VADJ Value	V _{OUT} (V)
0x1B	2.75	0x1F	2.55	0x03	2.35
0x1C	2.70	0x00	2.50	0x04	2.30
0x1D	2.65	0x01	2.45	0x05	2.25
0x1E	2.60	0x02	2.40	0x06-0x3F	Reserved

Register 10: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register (see page 64).

	Software	e Reset	Control () (SRCF	R0)											
	Offset 0x0	40														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	· · ·		т т	reser	ved				1		1	PWM		res	erved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	I	I	res	erved		1		I	•	WDT		reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	t/Field 31:21	r	Name eserved		Type RO		Reset 0	l	Descripti Reserveo never be	d bits re chang	ed.			value,	and sho	buld
	20		PWM		R/W		0	I	Reset co	ntrol fo	r the P	WM unit	s.			
	19:4	r	eserved		RO		0 Reserved bits return an indeterminate value, and should never be changed.						ould			
	3		WDT		R/W		0	l	Reset co	ntrol fo	r the W	atchdog	g unit.			
	3WDTR/W0Reset control for the Watchdog unit.2:0reservedRO0Reserved bits return an indeterminate value, and should never be changed.							buld								

Software Reset Control 0 (SRCR0)

Register 11: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the **Device Capabilities 2 (DC2)** register (see page 66).

	Softwa Offset 0>	are Reset	Control	1 (SRC	R1)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	reserved		1	COMP2	COMP1	COMP0		1	reserved			GPTM2	GPTM1	GPTM0
Туре	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C		reserved		QEI		reserved		SSI	rese	rved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0

Bit/Field	Name	Туре	Reset	Description
31:27	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
26	COMP2	R/W	0	Reset control for analog comparator 2.
25	COMP1	R/W	0	Reset control for analog comparator 1.
24	COMP0	R/W	0	Reset control for analog comparator 0.
23:19	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
18	GPTM2	R/W	0	Reset control for General-Purpose Timer module 2.
17	GPTM1	R/W	0	Reset control for General-Purpose Timer module 1.
16	GPTM0	R/W	0	Reset control for General-Purpose Timer module 0.
15:13	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
12	12C	R/W	0	Reset control for the I ² C units.
11:9	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
8	QEI	R/W	0	Reset control for the QEI units.
7:5	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
4	SSI	R/W	0	Reset control for the SSI units.
3:2	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
1	UART1	R/W	0	Reset control for the UART1 module.
0	UART0	R/W	0	Reset control for the UART0 module.

Register 12: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the **Device Capabilities 4 (DC4)** register (see page 70).

	Softwar Offset 0x0		Control (SRCR	2)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			i i		i	1 1	i		reserved	i	1	i	İ	I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1	reserved	1			I	I	PORTE	PORTD	PORTC	PORTB	PORTA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	t/Field 31:5	r	Name eserved		Type RO		Reset 0		Descript Reserve never be	d bits re		n indete	rminate	value,	and she	ould
	4		PORTE		R/W		0		Reset co	ontrol fo	r GPIO	Port E.				
	3		PORTD		R/W		0		Reset co	ontrol fo	r GPIO	Port D.				
	2		PORTC		R/W		0		Reset co	ontrol fo	r GPIO	Port C.				
	1		PORTB		R/W		0		Reset co	ontrol fo	r GPIO	Port B.				
	0		PORTA		R/W		0		Reset co	ontrol fo	r GPIO	Port A.				

Register 13: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

	Raw Inte Offset 0x0	-	tatus (RI	S)												
I	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
l									rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1			re	eserved				1	PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit	t/Field		Name		Туре		Reset	D	escripti	ion						
;	31:7	re	eserved		RO		0			d bits re change		indete	rminate	value,	and sho	ould
	6	Р	LLLRIS		RO		0	Р	LL Locl	k Raw Ir	nterrup	t Status	5			
								Т	his bit i	s set wh	en the	PLL T _F	_{READY} T	ïmer as	serts.	
	5		CLRIS		RO		0	С	urrent l	Limit Ra	w Inter	rupt Sta	atus			
								Т	his bit i	s set if t	he LDC)'s CLE	output	asserts	.	
	4	I	OFRIS		RO		0	Ir	nternal (Oscillato	or Fault	Raw Ir	nterrupt	Status		
								Т	his bit i	s set if a	ın inter	nal osc	illator fa	ault is de	etected	
	3	Ν	IOFRIS		RO		0	Ν	lain Os	cillator F	ault Ra	aw Inte	rrupt Sta	atus		
								Т	his bit i	s set if a	n main (oscillate	or fault i	is detec	ted.	
	2	L	DORIS		RO		0	L	DO Pov	wer Unre	egulate	d Raw	Interrup	ot Status	5	
								Т	his bit i	s set if a	LDO \	/oltage	is unre	gulated		
	1	E	BORRIS		RO		0	В	rown-O	out Rese	t Raw	Interrup	ot Status	5		
						RO 0 Brown-Out Reset Raw Interrupt Status This bit is the raw interrupt status for any brown-out conditions. If set, a brown-out condition was detected. A interrupt is reported if the BORIM bit in the IMC register is set and the BORIOR bit in the PBORCTL register is cleared.							er is			
	0	Р	LLFRIS		RO		0	Р	LL Fau	lt Raw li	nterrup	t Status	3			
								Т	his bit i	s set if a	ı PLL fa	ault is d	letected	l (stops	oscillat	ing).

Register 14: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'				•			rese	rved			'	'			
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	1	reserved		1 1		1	PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFI
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	/Field		Name		Туре		Reset	D	escript	ion						
3	81:7	r	eserved	I	RO		0			ed bits re e change		indete	rminate	value,	and sho	buld
	6	F	PLLLIM		R/W		0	P	LL Loc	k Interru	ipt Mas	k				
								p g	romote enerate	specifies d to a co ed if PLI enerated	ontrolle	r interru	upt. If se	et, an in	terrupt	
	5		CLIM		R/W		0	C	urrent	Limit Int	errupt I	Mask				
5 CLIM R/W 0 Current Limit Interrupt Mask This bit specifies whether a curr promoted to a controller interrup generated if CLRIS is set; other generated.						upt. If se	et, an in	terrupt								
	4		IOFIM		R/W		0	Ir	nternal	Oscillate	or Fault	Interru	pt Masl	k		
								d ir	etection nterrupt	specifies n is pror is gene is not g	noted to rated if	o a con IOFRI	troller in	nterrupt	. If set,	
	3	I	MOFIM		R/W		0	Ν	lain Os	cillator I	-ault In	terrupt	Mask			
This bit specifies whether a main oscillator fa promoted to a controller interrupt. If set, an generated if MOFRIS is set; otherwise, an in generated.							et, an in	terrupt	is							
	2		LDOIM		R/W		0	L	DO Po	wer Unr	egulate	d Interi	upt Ma	sk		
								S	ituation	specifies is prom	oted to	a cont	roller in	terrupt.	If set, a	in

Bit/Field	Name	Туре	Reset	Description
1	BORIM	R/W	0	Brown-Out Reset Interrupt Mask
				This bit specifies whether a brown-out condition is promoted to a controller interrupt. If set, an interrupt is generated if BORRIS is set; otherwise, an interrupt is not generated.
0	PLLFIM	R/W	0	PLL Fault Interrupt Mask
				This bit specifies whether a PLL fault detection is promoted to a controller interrupt. If set, an interrupt is generated if PLLFRIS is set; otherwise, an interrupt is not generated.

Register 15: Masked Interrupt Status and Clear (MISC), offset 0x058

Central location for system control result of RIS AND IMC to generate an interrupt to the controller. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the **RIS** register (see page 76).

(Offset 0x05	58														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			· ·		<u> </u>		<u> </u>	res	served			<u> </u>			•	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•			r	eserved			•	•	PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	PLLFMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
Bit	/Field		Name		Туре		Reset	I	Descript	ion						
	1.7	_					0									l . l
č	31:7	r	eserved		RO		0		Reserve never be			n indetei	rminate	value,	and sn	ould
	6	P	PLLLMIS	5	R/W1C	;	0	I	PLL Loc	k Maske	ed Inter	rupt Sta	itus			
									This bit i nterrupt						serts. T	he
	5		CLMIS		R/W1C	;	0	(Current	Limit Ma	asked I	nterrupt	Status			
									This bit i s cleare					asserts	. The ir	terrupt
	4	I	OFMIS		R/W1C	;	0	I	nternal	Oscillato	or Fault	Maske	d Interr	upt Sta	tus	
									This bit i nterrupt						etected	. The
	3	Ν	/OFMIS	;	R/W1C	;	0	I	Main Os	cillator F	Fault M	asked li	nterrupt	t Status	;	
									This bit i nterrupt						ted. Th	IE
	2	L	DOMIS		R/W1C	;	0	I	_DO Pov	wer Unr	egulate	d Mask	ed Inter	rrupt St	atus	
									This bit i cleared b					ated. Ti	ne inter	rupt is
	1	E	BORMIS	;	R/W1C	;	0	I	Brown-C	out Rese	et Mask	ed Inter	rrupt Sta	atus		
								i i	This bit i conditior nterrupt set and t The inter	ns. If set is repor he BORI	t, a bro rted if t LOR bit	wn-out one BORI	conditio ™ bit in BORC1	n was o the IM FL regis	detecte C regis ster is c	d. An ter is
	0	Р	LLFMIS	6	R/W1C	;	0	I	PLL Fau	lt Maske	ed Inte	rrupt Sta	atus			
									This bit i The inte							ting).

Masked Interrupt Status and Clear (MISC)

Register 16: Reset Cause (RESC), offset 0x05C

This field specifies the cause of the reset event to software. The reset value is determined by the cause of the reset. When an external reset is the cause (EXT is set), all other reset bits are cleared. However, if the reset is due to any other cause, the remaining bits are sticky, allowing software to see all causes.

	Reset Ca	use (R	ESC)													
	Offset 0x05	С														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	· ·		1 1		1 1		1 1			1	1		1	i	i	
									reserved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved				·		LDO	SW	WDT	BOR	POR	EXT
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	-	-	-	-	-	-
Bi	t/Field		Name		Туре		Reset		Descript	ion						
	ur iola		rtamo		1)00				Beeeinpt							
	31:6		reserved		RO		0		Reserve	d bits re	eturn ar	indete	rminate	value.	and sho	bluc
							·		never be					,		
										s en ang						
	5		LDO		R/W		-		When se	et to 1, L	DO po	wer OK	lost is t	he cau	se of the	e reset
									event.	,						
	4		SW		R/W		-		When se	et to 1, a	a softwa	are rese	t is the	cause	of the re	eset
									event.							
	3		WDT		R/W		-		When se	et to 1, a	a watch	dog res	et is the	e cause	of the	reset
									event.							
	2		BOR		R/W		-		When se	et to 1, a	a brown	-out res	set is th	e cause	e of the	reset
									event.							
	1		POR		R/W		-		When se	et to 1, a	a power	-on res	et is the	e cause	of the I	reset
									event.							
	0		EXT		R/W		-		When se				et (RST	asserti	on) is th	ne
									cause of	f the res	set ever	ıt.				

software t

Register 17: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

	Run-Mo Offset 0x0		ck Config	guration	n (RCC)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		resei	i i rved		ACG		SY	SDIV	Í	USESYSDIV	reserved	USEPWMDIV		P WMDIV	Î	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	RO 0	R/W 0	R/W 1	R/W 1	R/W 1	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	res	erved	PWRDN	OEN	BYPASS	PLLVER			XTAL	1	OS	CSRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS
Type Reset	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0
Bit	/Field		Name		Туре		Reset		Descrip	tion						
31:28 Reserved RO 0 Reserved bits never be char						n indete	erminate	e value,	and sh	ould						
	27		ACG		R/W		0		Auto Cl	ock Gat	ing					
									This bit							

Clock Gating Control (SCGCn) registers (see page 87) and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers (see page 87) if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers (see page 87) are used when the controller enters a sleep mode.

The **RCGCn** registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

Bit/Field	Name	Туре	Reset	Description		
26:23	SYSDIV	R/W	0xF	System Clock	k Divisor	
					ch divisor is used output (200 MHz	to generate the system clock z).
				Binary Value	Divisor (BYPASS=1)	Frequency (BYPASS=0)
				0000	reserved	reserved
				0001	/2	reserved
				0010	/3	reserved
				0011	/4	50 MHz
				0100	/5	40 MHz
				0101	/6	33.33 MHz
				0110	/7	28.57 MHz
				0111	/8	25 MHz
				1000	/9	22.22 MHz
				1001	/10	20 MHz
				1010	/11	18.18 MHz
				1011	/12	16.67 MHz
				1100	/13	15.38 MHz
				1101	/14	14.29 MHz
				1110	/15	13.33 MHz
				1111	/16	12.5 MHz (default)
				register (see a lower divide	page 81), the SY er was requested	Clock Configuration (RCC) SDIV value is MINSYSDIV if and the PLL is being used. divide a non-PLL source.
22	USESYSDIV	R/W	0	clock. The sy		as the source for the system er is forced to be used when urce.
21	reserved	RO	0	Reserved bits	s return an indete	erminate value, and should

Reserved bits return an indeterminate value, and should never be changed.

Use the PWM clock divider as the source for the PWM clock.

20

USEPWMDIV

R/W

Bit/Field	Name	Туре	Reset	Description
19:17	PWMDIV	R/W	0x7	PWM Unit Clock Divisor
10.11			U.N.	This field specifies the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. This clock is only power 2 divide and rising edge is synchronous without phase shift from PCLK/HCLK.
				Value Divisor
				000 /2
				001 /4
				010 /8
				011 /16
				100 /32
				101 /64
				110 /64
				111 /64 (default)
16:14	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
13	PWRDN	R/W	1	PLL Power Down
				This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL. See Table 6-4 on page 84 for PLL mode control.
12	OEN	R/W	1	PLL Output Enable
				This bit specifies whether the PLL output driver is enabled. If cleared, the driver transmits the PLL clock to the output. Otherwise, the PLL clock does not oscillate outside the PLL module.
				Note: Both PWRDN and OEN must be cleared to run the PLL.
11	BYPASS	R/W	1	PLL Bypass
				Chooses whether the system clock is derived from the PLL output or the OSC source. If set, the clock that drives the system is the OSC source. Otherwise, the clock that drives the system is the PLL output clock divided by the system divider.
10	PLLVER	R/W	0	PLL Verification
				This bit controls the PLL verification timer function. If set, the verification timer is enabled and an interrupt is generated if the PLL becomes inoperative. Otherwise, the verification timer is not enabled.

Bit/Field	Name	Туре	Reset	Description
9:6	XTAL	R/W	0xB	This field specifies the crystal value attached to the main oscillator. The encoding for this field is provided in Table 6-4 on page 84.
			Oscillator	-Related Bits
5:4	OSCSRC	R/W	0x0	Picks among the four input sources for the OSC. The values are:
				Value Input Source
				00 Main oscillator (default)
				01 Internal oscillator
				10 Internal oscillator / 4 (this is necessary if used as input to PLL)
				11 reserved
3	IOSCVER	R/W	0	This bit controls the internal oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
2	MOSCVER	R/W	0	This bit controls the main oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
1	IOSCDIS	R/W	0	Internal Oscillator Disable
				0: Internal oscillator is enabled.
				1: Internal oscillator is disabled.
0	MOSCDIS	R/W	0	Main Oscillator Disable
				0: Main oscillator is enabled.
				1: Main oscillator is disabled.

Table 6-3. PLL Mode Control

PWRDN	OEN	Mode
1	Х	Power down
0	0	Normal

Table 6-4. Default Crystal Field Values and PLL Programming

Crystal Number (XTAL Binary Value)	Crystal Frequency (MHz)
0000-0011	reserved
0100	3.579545 MHz
0101	3.6864 MHz

m

Crystal Number (XTAL Binary Value)	Crystal Frequency (MHz)
0110	4 MHz
0111	4.096 MHz
1000	4.9152 MHz
1001	5 MHz
1010	5.12 MHz
1011	6 MHz (reset value)
1100	6.144 MHz
1101	7.3728 MHz
1110	8 MHz
1111	8.192 MHz

Table 6-4. Default Crystal Field Values and PLL Programming (Continued)

Register 18: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 81).

	Offset 0x	1064															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	1	1		, ,		l comrod	1	1	1	1	'	1	1	
								Ie	served								
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	(DC		•			F		1	•	'		•	R	'	·	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Bi	t/Field		Name		Туре		Reset	t	Descript	ion							
3	81:16	r	eserveo	b	RO		0		Reserve never be			n indete	erminat	e value,	, and sł	nould	
1	5:14		OD		RO		-		This fiel	d specif	ies the	value s	alue supplied to the PLL's OD input.				
	13:5		F		RO		-	This field specifies the value supplied to						to the	PLL's F	input.	
	4:0		R		RO		-		This fiel	d specif	fies the	value s	supplied	to the	PLL's F	R input.	

XTAL to PLL Translation (PLLCFG)

Register 19: Run-Mode Clock Gating Control 0 (RCGC0), offset 0x100

Register 20: Sleep-Mode Clock Gating Control 0 (SCGC0), offset 0x110

Register 21: Deep-Sleep-Mode Clock Gating Control 0 (DCGC0), offset 0x120

These registers control the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts.

RCGC0 is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration** (**RCC**) register (see page 81) specifies that the system uses sleep modes.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
[1	1 1		1 1	reserved		1	1	1		PWM		rese	rved	1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0			
Reset	-								-										
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
						rese	rved						WDT	SWO	SWD	JTAG			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 1			
Keset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1			
Bit	t/Field		Name		Туре	9	Res	et	Descri	ption									
3	81:21	21 reserved RO					0		Reserved bits return an indeterminate value, and should never be changed.										
	20		PWM		R/W	I	0		set, the	t control e unit rec unclocko	ceives a	a clock a	and fun						
	19:4		reserved	ł	RO		0		Reserved bits return an indeterminate value, and should never be changed.										
	3		WDT		R/W	I	0		set, the	t control e unit rec unclocko	ceives a	a clock a	and fun						
	2		SWO		R/W	1	0		set, the	t control e unit rec unclock	ceives a	a clock a	and fun						

Run-Mode, Sleep-Mode and Deep-Sleep-Mode Clock Gating Control 0 (RCGC0, SCGC0, and DCGC0) Offset 0x100, 0x110, 0x120

Bit/Field	Name	Туре	Reset	Description
1	SWD	R/W	0	This bit controls the clock gating for the SWD module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. ^a
0	JTAG	R/W	1	This bit controls the clock gating for the JTAG module. The reset state for this bit is 1. At reset, the unit receives a clock and functions. Setting this bit to 0 leaves the unit unclocked and disabled. ^a

a. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 22: Run-Mode Clock Gating Control 1 (RCGC1), offset 0x104

Register 23: Sleep-Mode Clock Gating Control 1 (SCGC1), offset 0x114

Register 24: Deep-Sleep-Mode Clock Gating Control 1 (DCGC1), offset 0x124

These registers control the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts.

RCGC1 is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration** (**RCC**) register (see page 81) specifies that the system uses sleep modes.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1 1	reserved			COMP2	COMP1	COMP0		1 1	reserved	1		GPTM2	GPTM1	GPTM0		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[reserved		I2C		reserved		QEI		reserved		SSI	rese	erved	UART1	UART0		
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0		
Bit	/Field		Name		Туре		Reset	t C	escript	tion								
3	1:27	re	eserved		RO		0		Reserved bits return an indeterminate value, and should never be changed.									
	26	C	COMP2		R/W		0	This bit controls the clock gating for the module. If set, the unit receives a clock Otherwise, the unit is unclocked and dis							unction			
	25	C	COMP1		R/W		0	n	nodule.	controls If set, th se, the u	e unit i	receives	a cloc	k and f	unction			
	24	C	COMP0		R/W		0	n	nodule.		e unit i	receives	a cloc	k and f	omparator 0 Id functions. bled. ^a			
2	3:19	re	eserved		RO		0			ed bits ret e change		indeter	minate	e value,	and sho	ould		
	18	C	GPTM2		R/W		0	Т	ïmer 2	controls module. s. Otherv	If set, t	the unit	receiv	es a clo	ck and			

Run-Mode, Sleep-Mode, and Deep-Sleep-Mode Clock Gating Control 1 (RCGC1, SCGC1, and DCGC1) Offset 0x104, 0x114, and 0x124

Bit/Field	Name	Туре	Reset	Description
17	GPTM1	R/W	0	This bit controls the clock gating for the General Purpose Timer 1 module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. ^a
16	GPTM0	R/W	0	This bit controls the clock gating for the General Purpose Timer 0 module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. ^a
15:13	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
12	12C	R/W	0	This bit controls the clock gating for the I ² C module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. ^a
11:9	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
8	QEI	R/W	0	This bit controls the clock gating for the QEI module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. ^a
7:5	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
4	SSI	R/W	0	This bit controls the clock gating for the SSI module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. ^a
3:2	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
1	UART1	R/W	0	This bit controls the clock gating for the UART1 module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. ^a
0	UART0	R/W	0	This bit controls the clock gating for the UART0 module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. ^a

a. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 25: Run-Mode Clock Gating Control 2 (RCGC2), offset 0x108

Register 26: Sleep-Mode Clock Gating Control 2 (SCGC2), offset 0x118

Register 27: Deep-Sleep-Mode Clock Gating Control 2 (DCGC2), offset 0x128

These registers control the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts.

RCGC2 is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration** (**RCC**) register (see page 81) specifies that the system uses sleep modes.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
			I I		1 1				reserved			1	1							
Туре	RO	RO	RO 0	RO	RO	RO	RO 0	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0		0	0	0		0	0	0	0	0	0	0	0	0				
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
						reserved						PORTE	PORTD	PORTC	PORTB	PORTA				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0				
Bit	/Field		Name		Туре		Reset	[Descriptio	on										
3	31:5	reservedRO0Reserved bits return an indete never be changed.PORTER/W0This bit controls the clock gatir												terminate value, and should						
	4	I	PORTE		R/W		0	r	This bit c nodule. I Otherwis	k and fu	unction									
	3	I	PORTD		R/W		0	r	This bit c nodule. I Otherwis	lf set, th	ne unit	receive	s a cloc	k and fu	unction					
	2	I	PORTC		R/W		0	r	This bit c nodule. I Otherwis	lf set, th	ne unit	receive	s a cloc	k and fu	unction					
	1	I	PORTB		R/W		0	r	This bit c nodule. I Otherwis	k and fu	unction									
	0	I	PORTA		R/W		0	r	This bit c nodule. I Otherwis	lf set, th	ne unit	receive	s a cloc	k and fu	unction					

Run-Mode, Sleep-Mode, and Deep-Sleep-Mode Clock Gating Control 2 (RCGC2, SCGC2, and DCGC2) Offset 0x108, 0x118, and 0x128

a. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 28: Deep-Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register is used to automatically switch from the main oscillator to the internal oscillator when entering Deep-Sleep mode. The system clock source is the main oscillator by default. When this register is set, the internal oscillator is powered up and the main oscillator is powered down. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode.

	Offset 0x1	44															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	I				1 1		1 1		reserved					I		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1		1 1		1 1		1 1	res	served					I		IOSC	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	
Bi	t/Field		Name		Туре		Reset	I	Descripti	on							
;	31:1	R	eserved	1	RO		0		Reserved bits return an indeterminate value, and should never be changed.								
0 IOSC R/W 0								i	This field Deep-Sle nternal c mode. O	eep moo scillato	de is rur r to be t	nning. V the cloc	Vhen se k sourc	et, this f ce durin	ield foro g Deep	ces the -Sleep	

system clock source.

Deep-Sleep Clock Configuration (DSLPCLKCFG)

Register 29: Clock Verification Clear (CLKVCLR), offset 0x150

This register is provided as a means of clearing the clock verification circuits by software. Since the clock verification circuits force a known good clock to control the process, the controller is allowed the opportunity to solve the problem and clear the verification fault. This register clears all clock verification faults. To clear a clock verification fault, the VERCLR bit must be set and then cleared by software. This bit is not self-clearing.

	Offset 0x1			(,												
			20	20			25		22			20	10	10			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	'						•	I			•	'	•	•	'		
l									reserved								
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ſ	1						1 1		1 1		1	1	T	I	T		
								rese	erved							VERCLR	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	t/Field		Name		Туре		Reset	٢	Description								
3	31:1 Reserved RO 0						Reserved bits return an indeterminate value, and should never be changed.										
	0 VERCLR R/W 0					Clear clock verification faults.											

Clock Verification Clear (CLKVCLR)

Register 30: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160

This register is provided as a means of allowing the LDO to reset the part if the voltage goes unregulated. Use this register to choose whether to automatically reset the part if the LDO goes unregulated, based on the design tolerance for LDO fluctuation.

Allow Unregulated LDO to Reset the Part (LDOARST) Offset 0x160


	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I							reserved					'	1	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[15	14	1	12	1 1	10	· · ·			0	•	-	•	1	1	
								res	served							LDOARST
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре		Reset	I	Descripti	on						
:	31:1	R	leserved	1	RO		0		Reserveo never be			n indete	rminate	e value,	and sh	nould
	0	LI	DOARS	Г	R/W		0	;	Set to 1 t	o allow	/ unregi	ulated L	.DO out	tput to i	reset th	e part.

7 Internal Memory

The LM3S801 microcontroller comes with 8 KB of bit-banded SRAM and 64 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

7.1 Block Diagram

Figure 7-1. Flash Block Diagram



7.2 Functional Description

This section describes the functionality of both memories.

7.2.1 SRAM Memory

The internal SRAM of the Stellaris devices is located at address 0x20000000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)

For example, if bit 3 at address 0x20001000 is to be modified, the bit-band alias is calculated as:

0x22000000 + (0x1000 * 32) + (3 * 4) = 0x2202000C

With the alias address calculated, an instruction performing a read/write to address 0x2202000C allows direct access to only bit 3 of the byte at address 0x20001000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the ARM® Cortex[™]-M3 Technical Reference Manual.

7.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

7.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register (see page 101).

On reset, **USECRL** is loaded with a value that configures the flash timing so that it works with the selected crystal value. If software changes the system operating frequency, the new operating frequency must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 must be written to the **USECRL** register.

7.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPE** and **FMPRE** registers (see page 100).

- Flash Memory Protection Program Enable (FMPPE): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPRE): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed. The contents of the memory block are prohibited from being accessed as data and traversing the DCode bus.

The policies may be combined as shown in Table 7-1.

FMPPE	FMPRE	Protection
0	0	Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0	1	Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

 Table 7-1.
 Flash Protection Policy Combinations

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPRE** and **FMPPE** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence.

7.2.2.3 Flash Memory Programming

Writing the flash memory requires that the code be executed out of SRAM to avoid corrupting or interrupting the bus timing. Flash pages can be erased on a page basis (1 KB in size), or by performing a mass erase of the entire flash.

All erase and program operations are performed using the Flash Memory Address (FMA), Flash Memory Data (FMD) and Flash Memory Control (FMC) registers. See section 7.3 for examples.

7.3 Initialization and Configuration

This section shows examples for using the flash controller to perform various operations on the contents of the flash memory.

7.3.1 Changing Flash Protection Bits

As discussed in Section 7.2.2.2, changes to the protection bits must be committed before they take effect. The sequence to change and commit a bit in software is as follows:

- 1. The Flash Memory Protection Read Enable (FMPRE) and Flash Memory Protection Program Enable (FMPPE) registers are written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 102) bit 0 is set to 1 if the FMPPE register is to be committed; otherwise, a 0 commits the FMPRE register.
- 3. The Flash Memory Control (FMC) register (see page 104) is written with the COMT bit set. This initiates a write sequence and commits the changes.

7.3.2 Flash Programming

The Stellaris devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD** and **FMC**.

The flash is programmed using the following sequence:

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the **FMA** register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA4420001) to the FMC register.
- 4. Poll the FMC register until the WRITE bit is cleared.

To perform an erase of a 1-KB page:

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA4420002) to the FMC register.
- 3. Poll the **FMC** register until the ERASE bit is cleared.

To perform a mass erase of the flash:

- 1. Write the flash write key and the MERASE bit (a value of 0xA4420004) to the FMC register.
- 2. Poll the FMC register until the MERASE bit is cleared.

7.4 Register Map

Table 7-2 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address, relative to the Flash control base address of 0x400FD000, except for **FMPRE** and **FMPPE**, which are relative to the System Control base address of 0x400FE000.

Offset	Name	Reset	Туре	Description	See page
0x130 ^a	FMPRE	0xFFFFFFFF	R/W0	Flash memory read protect	100
0x134 ^a	FMPPE	0xFFFFFFFF	R/W0	Flash memory program protect	100
0X140 ^a	USECRL	0x31	R/W	USec reload	101
0x000	FMA	0x00000000	R/W	Flash memory address	102
0x004	FMD	0x00000000	R/W	Flash memory data	103
0x008	FMC	0x00000000	R/W	Flash memory control	104
0x00C	FCRIS	0x00000000	RO	Flash controller raw interrupt status	106
0x010	FCIM	0x00000000	R/W	Flash controller interrupt mask	107
0x014	FCMISC	0x00000000	R/W1C	Flash controller masked interrupt status and clear	108

Table 7-2. Flash Register Map

a. Relative to System Control base address of 0x400FE000.

7.5 Register Descriptions

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset.

31:0

Block31-

Block0

Register 1: Flash Memory Protection Read Enable (FMPRE), offset 0x130

Register 2: Flash Memory Protection Program Enable (FMPPE), offset 0x134

Note: Offset is relative to System Control base address of 0x400FE000

These registers store the read-only (**FMPRE**) and execute-only (**FMPPE**) protection bits for each 2 KB flash block. This register is loaded during the power-on reset sequence.

The factory settings for the **FMPRE** and **FMPPE** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1).

The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence.

For additional information, see "Flash Memory Protection" on page 96.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Block31	Block30	Block29	Block28	Block27	Block26	Block25	Block24	Block23	Block22	Block21	Block20	Block19	Block18	Block17	Block15
Туре	R/W0	R/W0	R/W0	R/W0	R/W0	R/W0	R/W0									
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Block15	Block14	Block13	Block12	Block11	Block10	Block9	Block8	Block7	Block6	Block5	Block4	Block3	Block2	Block1	Block0
Type	R/W0	R/W0	R/W0	R/W0	R/W0	R/W0	R/W0									
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bi	t/Field		Name		Туре	e	R	eset	D	escripti	on					

1

Flash Memory Protection Read Enable and Program Enable (FMPRE and FMPPE) Offset 0x130 and 0x134

R/W0

escription

Enable 2 KB flash blocks to be written or erased (**FMPPE** register), or executed or read (**FMPRE** register). The policies may be combined as shown in Table 7-1 on page 97.

Register 3: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400FE000


This register is provided as a means of creating a 1 µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

	Usec Re Offset 0x1		JSECRL))													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	1		1	I I					reserved	I	1	1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Î		i	reserved		i	1 1			I	I	USI	I EC	I	İ	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 0	R/W 0	R/W 0	R/W 1	
Bit	/Field		Name		Туре		Reset		Descripti	on							
ć	31:8 reserved RO 0								Reserved bits return an indeterminate value, and should never be changed.								
	7:0		USEC		R/W		0x31		MHz -1 c erased o				when th	ne flash	is bein	g	
									USEC sh	ould be	set to ()x31 (4	9 MHz)	whene	ver the	flash is	

USEC should be set to 0x31 (49 MHz) whenever the flash is being erased or programmed.

Register 4: Flash Memory Address (FMA), offset 0x000


During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.



October 8, 2006

Register 5: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.



When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 102). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 103) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

	Flash M Offset 0x0	-	Control (FMC)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I						1 1	WF	RKEY	1	I	I	1	1	I	I
ype eset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		· ·		1 1	r	eserved		1	1		1	COMT	MERASE	ERASE	WRITE
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	/Field		Name		Туре		Reset	[Descripti	ion						
31:16 WRKEY WO 0x0 This field contains a write key, which is used to mi incidence of accidental flash writes. The value 0x/ be written into this field for a write to occur. Write FMC register without this WRKEY value are igno read of this field returns the value 0. 15:4 reserved RO 0 Reserved bits return an indeterminate value, and												0xA44 /rites to	2 must the			
1	5:4	r	eserved		RO		0		Reserve never be			indete	rminate	e value,	and sh	ould
	3		СОМТ		R/W		0			• •	•			nvolatile f this bit.	•	e. A
								l c	f the pre	evious c e, if the	ommit a	access	is com	nit acces plete, a t comple	0 is ret	urned;
								٦	This can	take up	o to 50	µs.				
	2	N	IERASE		R/W		0	N	Mass era	ase flas	h memo	ory				
														y of the he state		
								P (provided	. If the p ned; oth	oreviou nerwise	s mass e, if the	erase previou	s erase a access i Is mass	is comp	lete, a
								٦	This can	take up	o to 250) ms.				

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a page of flash memory
				If this bit is set, the page of flash main memory as specified by the contents of FMA is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a word into flash memory
				If this bit is set, the data stored in FMD is written into the location as specified by the contents of FMA . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This can take up to 50 μs.

Register 7: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

	Offset 0x00)C														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		1		1	Tac	erved	1	1				1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			· · ·		1	1	1	1	1	1	1		1	1	PRIS	ARIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре		Rese	t [Descrip	tion						
	31:2	r	eserved		RO		0			ed bits re e chang		indete	rminate	value,	and sho	ould
	1		PRIS		RO		0	F	Program	nming R	aw Inte	rrupt St	tatus			
								t c t	ycle. If he prog ycles a	indicate set, the grammin tre eithe sh Mem 04).	prograi g cycle r write c	mming has no or erase	cycle co t compl e actions	omplete eted. P s gener	ed; if cle rogrami ated thi	ared, ming rough
	0		ARIS		RO		0	ļ	Access	Raw Int	errupt S	status				
								s F E E	et, the policy a Enable Enable	indicate progran s set in (FMPRI (FMPPI has tried	n tried to the Flas E) and F E) regist	o acces sh Men lash M ters (se	s the flanory Pro lemory e page	ash cou otectio Protec 100). (inter to n Read tion Pro Otherwis	the ogram

Flash Controller Raw Interrupt Status (FCRIS)

Register 8: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

	Offset 0x0	010	1													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1 1		1 1	*000	rved	1	1	1	1	1	1	I
T	RO	RO	RO	RO	RO	RO	RO		RO	RO	RO	RO	RO	RO		20
Type Reset	0 RO	0	0	0 RO	0	0	0	RO 0	0	0	0 RO	0	0	0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15	14	15 I I	12	1 1	10	1 1	0	,	1	1	1	1	-		
								reserved							PMASK	AMASK
Туре	RO	RO 0	RO 0	RO	RO	RO	RO	RO	RO 0	RO	RO	RO 0	RO 0	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре		Reset	D	escripti	ion						
								_								
	31:2	r	eserved		RO		0					n indete	erminate	value,	and sh	ould
								n	ever be	chang	ed.					
	1	r	PMASK		R/W		0	П	roarom		torrupt	Mook				
	I	r	INIASK		K/ VV		0	Р	rogram	ming In	nerrupi	wask				
													of the p		ming ra	w
													er. If set,			
													rupt is p			
													ts are re	corded	l but	
								S	uppress	sed fron	n the c	ontrolle	er.			
	0						0									
	0	/	AMASK		R/W		0	A	ccess I	nterrup	t Mask					
								Т	his bit c	controls	the rep	porting	of the a	ccess r	aw inte	rrupt
								S	tatus to	the cor	ntroller.	If set, a	an acces	s-gene	erated in	terrupt
													Otherwis			re
								re	ecorded	l but su	ppress	ed fron	n the cor	ntroller.		

Register 9: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

	Offset 0x0	14														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Í		i i		i i		i i	res	erved					Ì	İ	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1		1 1		1 1	reserved						I	PMISC	AMISC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0
	t/Field 31:2	I	Name reserved		Type RO		Reset 0	F	Descripti Reserved Never be	d bits re		indeter	rminate	e value,	and sho	ould
	1		PMISC		R/W1C		0	Т	Program This bit in Decause	ndicates	s wheth	er an in	nterrupt	was si	gnaled	ot
								t	nasked. he FCRI MISC bi	S regist	ter (see					
	0		AMISC		R/W1C		0	A	Access N	/lasked	Interrup	ot Statu	s and (Clear		
								b n ti	This bit ir because nasked. he FCRI leared.	an impi This bit	roper a	ccess w red by v	vas atte writing	empted a 1. Th	and wa	bit in

Flash Controller Masked Interrupt Status and Clear (FCMISC)

8 General-Purpose Input/Outputs (GPIOs)


The GPIO module is composed of five physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, and Port E). The GPIO module is FiRM-compliant and supports up to 36 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- Programmable control for GPIO interrupts:
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Programmable control for GPIO pad configuration:
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

8.1 Block Diagram





8.2 Functional Description

Important: All GPIO pins are inputs by default (**GPIODIR=0** and **GPIOAFSEL=0**), with the exception of the five JTAG pins (PB7 and PC[3:0]. The JTAG pins default to their JTAG functionality (**GPIOAFSEL=1**). Asserting a Power-On-Reset (POR) or an external reset (RST) puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 8-2). The LM3S801 microcontroller contains five ports and thus five of these physical GPIO blocks.




Figure 8-2. GPIO Port Block Diagram


8.2.1 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 117) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 8-3, where u is data unchanged by the write.

Figure 8-3. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 8-4.

Figure 8-4. GPIODATA Read Example



8.2.2 Data Direction

The **GPIO Direction (GPIODIR)** register (see page 118) is used to configure each individual pin as an input or output.

8.2.3 Interrupt Operation

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- GPIO Interrupt Sense (GPIOIS) register (see page 119)
- GPIO Interrupt Both Edges (GPIOIBE) register (see page 120)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 121)

Interrupts are enabled/disabled via the **GPIO Interrupt Mask (GPIOIM)** register (see page 122). When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see pages 123 and 124). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

Interrupts are cleared by writing a 1 to the **GPIO Interrupt Clear (GPIOICR)** register (see page 125).

When programming interrupts, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

8.2.4 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 126), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

8.2.5 Pad Configuration

The pad configuration registers allow for GPIO pad configuration by software based on the application requirements. The pad configuration registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIODR8**, **GPIODR**, **GPIOPUR**, **GPIOPUR**, **GPIOSLR**, and **GPIODEN** registers.

8.2.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

8.3 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting PORTA, PORTB, PORTC, PORTD, and PORTE in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) default to general-purpose input mode (**GPIODIR** and **GPIOAFSEL** both set to 0). Table 8-1 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 8-2 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

				Re	gister	Bit Valu	ie ^a			
Configuration	GPIOAFSEL	GPIODIR	GPIOODR	GPIODEN	GPIOPUR	GPIOPDR	GPIODR2R	GPIODR4R	GPIODR8R	GPIOSLR
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	Х
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Input (GPIO)	0	0	1	1	Х	Х	Х	Х	Х	Х
Open Drain Output (GPIO)	0	1	1	1	Х	Х	?	?	?	?
Open Drain Input/Output (I ² C)	1	Х	1	1	Х	Х	?	?	?	?
Digital Input (Timer CCP)	1	Х	0	1	?	?	Х	Х	Х	Х
Digital Input (QEI)	1	Х	0	1	?	?	Х	Х	Х	Х

Table 8-1.	GPIO Pad Configuration Examples
------------	--

				Re	gister	Bit Valu	ie ^a			
Configuration	GPIOAFSEL	GPIODIR	GPIOODR	GPIODEN	GPIOPUR	GPIOPDR	GPIODR2R	GPIODR4R	GPIODR8R	GPIOSLR
Digital Output (PWM)	1	Х	0	1	?	?	?	?	?	?
Digital Output (Timer PWM)	1	Х	0	1	?	?	?	?	?	?
Digital Input/Output (SSI)	1	Х	0	1	?	?	?	?	?	?
Digital Input/Output (UART)	1	Х	0	1	?	?	?	?	?	?
Analog Input (Comparator)	0	0	0	0	0	0	Х	Х	Х	Х
Digital Output (Comparator)	1	Х	0	1	?	?	?	?	?	?

Table 8-1. GPIO Pad Configuration Examples (Continued)

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

Table 8-2. GPIO Interrupt Configuration Example

Desister	Desired Interrupt				Pin 2 Bi	t Value ^a			
Register	Event Trigger	7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level	Х	Х	Х	Х	Х	0	Х	х
GPIOIBE	0=single edge 1=both edges	Х	Х	Х	Х	Х	0	Х	х
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge	Х	Х	Х	Х	Х	1	Х	х
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

8.4 Register Map

Table 8-2 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x40004000
- GPIO Port B: 0x40005000
- GPIO Port C: 0x40006000
- GPIO Port D: 0x40007000
- GPIO Port E: 0x40024000

Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad (see Figure 8-1 on page 110). In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.

Offset	Name	Reset	Туре	Description	See page
0x000	GPIODATA	0x00000000	R/W	Data	117
0x400	GPIODIR	0x00000000	R/W	Data direction	118
0x404	GPIOIS	0x00000000	R/W	Interrupt sense	119
0x408	GPIOIBE	0x00000000	R/W	Interrupt both edges	120
0x40C	GPIOIEV	0x00000000	R/W	Interrupt event	121
0x410	GPIOIM	0x00000000	R/W	Interrupt mask enable	122
0x414	GPIORIS	0x00000000	RO	Raw interrupt status	123
0x418	GPIOMIS	0x00000000	RO	Masked interrupt status	124
0x41C	GPIOICR	0x00000000	W1C	Interrupt clear	125
0x420	GPIOAFSEL	see note ^a	R/W	Alternate function select	126
0x500	GPIODR2R	0x000000FF	R/W	2-mA drive select	127
0x504	GPIODR4R	0x00000000	R/W	4-mA drive select	128
0x508	GPIODR8R	0x00000000	R/W	8-mA drive select	129
0x50C	GPIOODR	0x00000000	R/W	Open drain select	130
0x510	GPIOPUR	0x000000FF	R/W	Pull-up select	131
0x514	GPIOPDR	0x00000000	R/W	Pull-down select	132
0x518	GPIOSLR	0x00000000	R/W	Slew rate control select	133
0x51C	GPIODEN	0x000000FF	R/W	Digital input enable	134
0xFD0	GPIOPeriphID4	0x00000000	RO	Peripheral identification 4	135

Table 8-3. GPIO Register Map

Offset	Name	Reset	Туре	Description	See page
0xFD4	GPIOPeriphID5	0x00000000	RO	Peripheral identification 5	136
0xFD8	GPIOPeriphID6	0x00000000	RO	Peripheral identification 6	137
0xFDC	GPIOPeriphID7	0x00000000	RO	Peripheral identification 7	138
0xFE0	GPIOPeriphID0	0x00000061	RO	Peripheral identification 0	139
0xFE4	GPIOPeriphID1	0x00000000	RO	Peripheral identification 1	140
0xFE8	GPIOPeriphID2	0x00000018	RO	Peripheral identification 2	141
0xFEC	GPIOPeriphID3	0x00000001	RO	Peripheral identification 3	142
0xFF0	GPIOPCellID0	0x000000D	RO	GPIO PrimeCell identification 0	143
0xFF4	GPIOPCellID1	0x000000F0	RO	GPIO PrimeCell identification 1	144
0xFF8	GPIOPCellID2	0x00000005	RO	GPIO PrimeCell identification 2	145
0xFFC	GPIOPCellID3	0x000000B1	RO	GPIO PrimeCell identification 3	146

Table 8-3. GPIO Register Map (Continued)

a. The default reset value for the **GPIOAFSEL** register is 0x0000000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]. These five pins default to JTAG functionality. Because of this, the default reset value of **GPIOAFSEL** for GPIO Port B is 0x00000080 while the default reset value of **GPIOAFSEL** for Port C is 0x0000000F.

8.5 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.


Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 118).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.



written to the registers are masked by the eight address lines ipaddr [9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ipaddr [9:2] and are configured as outputs. See "Data Register Operation" on page 111 for examples of reads and

writes.

Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

	0110 D	needo	1 (01 10D	(IIII)												
(Offset 0x4	-00														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		1	1		1	1	1	1	1	1	1	1	
l									erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ			т т		1	1		1		1	I	1	1	1	1	
l				res	erved							D	IR			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit							Descri	ption								
(31:8 reserved RO 0					0	Reser be cha		s return	an inde	etermina	ate valu	ie, and	should	never	
	7:0 DIR R/W 0x00					< 00	GPIO	Data D	irection							
								0: Pins	s are in	puts.						
								1: Pins	s are ou	utputs.						

GPIO Direction (GPIODIR)

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

	Offset 0x4	04														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l l		1 1		1	1		1		1					1	1
								reser	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		I I		I	I I		1		г т					I	
				rese	rved							I	S			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	Re	set	Descri	otion							
					.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			2000.1								
	31:8	r	eserved		RO	()	Reserv	ed hits	return a	an inde	termina	te valu	and a	should	never
	01.0		0001700		NO		,	be cha		lotann				o, and t	Should	10101
									ngeu.							
	7:0		IS		R/W	0.4	00	0 GPIO Interrupt Sense								
	1.0		13		F\$/ V V	UX	00	GFIUI	menup	Sense	5					
								0: Edg	e on co	rrespor	nding pi	n is det	ected (edge-se	ensitive).
								-		-			-	-		-
								1: Leve	ei on co	rrespor	naing pi	n is det	ected (evel-se	ensitive).

GPIO Interrupt Sense (GPIOIS)

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 119) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 121). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

	Offset 0x4	408														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1	1	1			reser	bov	1 1		1		1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Î	1 1	reser	ved	1		'		1 1		I	BE	I	I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	Bit/Field Name Type Reset							Descrip	otion							
	31:8	r	eserved		RO	()	Reserv be cha		s return a	an inde	etermina	ate valu	e, and	should	never
	7:0 IBE R/W 0x00						00	GPIO I	nterrup	ot Both I	Edges					
										eneration gister (s				SPIO In	terrupt	Event
								1: Both	edges	s on the	corres	ponding	, pin trig	gger an	interru	ot.
								Note:	Sing	le edge	is dete	rmined	by the	corresp	onding	bit in

GPIO Interrupt Both Edges (GPIOIBE)

120

lote: Single edge is determined by the corresponding bit in **GPIOIEV**.

Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

GPIO Interrupt Event (GPIOIEV)

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 119). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

	Offset 0x40C															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			і I					1 1	nuo d				1	1		
l								resei								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1 1	resei	rved			1	1	I		IE	EV	I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field Name Type Reset							Descrij								
:	31:8	r	eserved		RO	()	Reserv be cha		return a	an inde	termina	ate valu	e, and s	should r	never
	7:0		IEV		R/W	0x	00	GPIO I	Interrup	t Event						
								0: Falli interru		e or Lov	v levels	on cor	respon	ding pir	ns trigge	er
							1: Risir interru		e or Higl	h levels	on cor	respon	ding pir	ns trigge	er	

Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

	Offset 0x410															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1		1			rese	rved				1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ			rese	erved			1				Ι	ME	I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bi	Bit/Field Name Type Reset De							Descri	ption							
31:8 reserved RO 0							C	Reserv be cha		return	an inde	termina	ate valu	e, and s	should i	never
	7:0		IME		R/W	0x	0x00 GPIO Interrupt Mask Enable									
								0: Cor	respond	ding pin	interru	ot is ma	asked.			
								1: Cor	respond	ding pin	interru	ot is no	t maske	ed.		

GPIO Interrupt Mask (GPIOIM)

Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask (GPIOIM)** register (see page 122). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

(Offset 0x4	14														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			г т		1	т т			rved			l I		1		
l								Tese								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			г т			1 1		1	1	1	1		~	1 1		
l				rese	rved							RI	S			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	/Field		Name		Туре	Re	set	Descri	ption							
3	31:8	r	eserved		RO	()	Reserv	ved bits	return a	an inde	termina	te valu	e, and s	should i	never
								be cha	inged.							
7:0 RIS RO 0x00							00	GPIO	Interrup	t Raw S	Status					
								Dofloo	t the etc	tuo of it	atorrup	t triggor	oondit	ion data	otion o	n nina
									t the sta prior to r			t trigger	conun			npins
								0: Cor	respond	ling pin	interru	ot requi	rement	s not m	et.	
										51	- 1					

GPIO Raw Interrupt Status (GPIORIS)

1: Corresponding pin interrupt has met requirements.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

GPIOMIS is the state of the interrupt after masking.


(Offset 0x4		r·	,		<i>,</i>										
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		1 1		1	1 1		rese	rved	1		I	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1 1	rese	rved	1 1		1		I		1	MIS	I	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit	Bit/Field Name Type Rese						set	Descri	iption							
	31:8	r	eserved		RO	()	Reserv be cha		s return	an inde	etermina	ate valu	e, and	should	never
	7:0		MIS		RO	0x	00	GPIO	Masked	d Interru	ipt Stat	us				
							ed value	e of inte	rrupt du	ue to co	rrespor	nding p	oin.			
						respon	ding GF	IO line	interru	pt not a	ctive.					

1: Corresponding GPIO line asserting interrupt.

GPIO Masked Interrupt Status (GPIOMIS)

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.



Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

Caution – All GPIO pins are inputs by default (GPIODIR=0 and GPIOAFSEL=0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (GPIOAFSEL=1). Asserting a Power-On-Reset (POR) or an external reset (RST) puts both groups of pins back to their default state.

If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

	Offset 0x42	20														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		1	1		rese	rved	1	I				I	T
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	· · ·			res	erved	.	·	1		1	1	AF	SEL	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -
Bi	t/Field		Name		Туре	F	Reset	Descri	ption							
;	31:8		eserved		RO		0	Reserv be cha		s return	an inde	etermina	ate valu	e, and	should	never
	7:0 AFSEL				R/W	se	e note	GPIO	Alterna	te Func	tion Se	lect				
								0: Soft	ware c	ontrol o	f corres	ponding	g GPIO	line (G	iPIO mo	ode).
									dware o are fun		of corre	spondir	ng GPIC) line (a	alternat	e
								Note:	0x00 JTA0 defa defa 0x80) for all G pins (ult to JT ult rese	reset va GPIO p PB7 ar TAG fun t value the defa 0F.	ins, with nd PC [nctionali of GPIC	h the ex 3 : 0]) ty. Beca DAFSE	ception These ause of L for G	n of the five piu this, th PIO Po	five ns le rt B is

GPIO Alternate Function Select (GPIOAFSEL)

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

(Offset 0x50	00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
l l	i				1	1 1						1		i	i	i
l								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	1				1	1 1		1				1		I	I	I
l				rese	erved							DF	V2			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit	/Field		Name		Туре	Re	set	Descri	ption							
					71 -											
:	31:8	r	eserved		RO	()	Reserv	ved bits	return	an inde	etermina	ate valu	e, and	should	never
		•						be cha						o, and		
	7:0 DRV2 R/W 0xFF							Output	Pad 2	-mA Dri	ve Ena	ble				
						0/1		•								
								A write corres		either						

second clock cycle after the write.

GPIO 2-mA Drive Select (GPIODR2R)

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

	Offset 0x5	504														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		i	i i		1	1	i	1 1		1 1		i			i	1
								resei	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	г т		1	1		1				1			1	
				rese	erved							DR	XV4			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	Re	eset	Descri	ntion							
			Nume		турс			Deseri	puon							
	31:8	r	eserved		RO		0	Pocon	od hite	s return a	on inde	torming	to volu	o ond	chould	novor
	51.0	1	eserveu		NO		0			sietuille			ale valu	e, anu .	Siloulu	nevei
								be cha	ngea.							
								<u> </u>			_					
	7:0		DRV4		R/W	0	×00	Output	Pad 4	-mA Dri	ve Ena	bie				
								Δ write	of 1 to	either (GPIO)R2[n]	or GPI	ODR8	[n] clea	ars the
								cones	Jonani	g 4-mA	enable	DIL THE	schang	e 12 elle	ective (n ue

second clock cycle after the write.

GPIO 4-mA Drive Select (GPIODR4R)

Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

(Offset 0x50	18														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1 1			1 1										i
l								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
l l			1 1			1 1			1			I	1			I
l				rese	rved							DR	V8			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	t/Field		Name		Туре	Re	set	Descri	otion							
					- 71											
	31:8	r	eserved		RO	()	Reserv	ved bits	return	an inde	termina	ate valu	e and s	should	never
,	51.0		0001700		NO	```	,	be cha		Totalli				o, and c	nould	10101
									ingeu.							
	7:0 DRV8 R/W 0x00						00	Output	Pad 8-		vo Eno	blo				
	7.0 DRV6 R/VV 0X00							Outpu	г ай о-		ve Ella	DIE				
								A write	e of 1 to	either (GPIOD)R2[n]	or GPI	ODR4	n] clea	rs the
									ponding					-		

second clock cycle after the write.

GPIO 8-mA Drive Select (GPIODR8R)

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 134). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**,

GPIODR8R, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

When using the I²C module, the **GPIO Alternate Function Select (GPIOAFSEL)** register bit for PB2 and PB3 should be set to 1 (see examples in "Initialization and Configuration" on page 113).

31 30 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 6 5 4 3 0 ODE reserved RO RO R/W R/W R/W R/W R/W R/W Type RO RO RO RO RO RO R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Type Reset Reserved bits return an indeterminate value, and should never 31:8 RO 0 reserved be changed. 7:0 ODE R/W 0x00 Output Pad Open Drain Enable 0: Open drain configuration is disabled. 1: Open drain configuration is enabled.

GPIO Open Drain Select (GPIOODR) Offset 0x50C

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 132).

	Oliset 0x5	10														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		1	1 1			1	1		1 1			1	
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1		1 I		1	1 1		1				1 1		I	1	
				rese	erved							PL	JE			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bi	Bit/Field		Name		Туре	Re	set	Descri	ption							
:	31:8	r	reserved		RO	(0	Reser be cha		s return :	an inde	etermina	ite valu	e, and	should	never
	7:0		PUE		R/W	0x	FF	Pad W	/eak Pu	ıll-Up Er	nable					
								GPIO	PUR[n		es. The] clears change				econd

GPIO Pull-Up Select (GPIOPUR) Offset 0x510

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 131).

	Unset 0x:	514														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		i i	1 1		1	1	i	1	i	1	i	1	1	1	1	1
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	т т		1	1	1	1		1	1	1	1	1	1	
				res	erved							Pl	DE			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	t/Field 31:8	I	Name reserved		Type RO		eset 0	Descri Reser		s return	an inde	etermina	ate valu	ıe, and	should	never
	7:0		PDE		R/W	0>	×00	be cha Pad W	0	ull-Dowr	n Enabl	е				
								GPIO	PDR[r	o GPIO] enable fter the v	es. The					econd

GPIO Pull-Down Select (GPIOPDR)

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 129).

	Offset 0x51		e condo		()										
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1				I	1		rese	rved	I		I	I	I	1	I
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved	1		1		1		I Sl	r RL	I	T	I
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	Bit/Field		Name		Туре	Re	set	Descri	ption							
3	31:8	re	eserved		RO		0	Reserv be cha		return	an inde	etermina	ate valu	e, and	should	never
	7:0		SRL		R/W		0	Slew F	Rate Lir	nit Enat	ole (8-n	nA drive	e only)			
								0: Slev	w rate c	ontrol d	isabled	ł.				
								1: Slev	w rate c	ontrol e	nabled					

GPIO Slew Rate Control Select (GPIOSLR)

Register 18: GPIO Digital Input Enable (GPIODEN), offset 0x51C

The **GPIODEN** register is the digital input enable register. By default, all GPIO signals are configured as digital inputs at reset. The only time that a pin should not be configured as a digital input is when the GPIO pin is configured to be one of the analog input signals for the analog comparators.

(Offset 0x5	IC														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1			1 1								•
L								reser	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			т т		I 	і і		1		r 1			7.5.1		1	
L					rved								EN			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit	/Field		Name		Туре	Re	set	Descri	ption							
3	31:8	r	eserved		RO	()	Reserv	ed bits	return a	an inde	etermina	te valu	e, and s	should i	never
								be cha	nged.							
	7:0		DEN		R/W	0x	FF	Digital-	Input E	nable						
										t diaabl	ad					
								0. Digit	aimpu	t disable	eu					
								1: Digit	tal inpu	t enable	ed					
								5								

GPIO Digital Input Enable (GPIODEN)

Register 19: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

31 30 28 26 25 24 19 17 16 29 27 23 22 21 20 18 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 12 11 10 8 7 5 4 0 14 9 6 3 2 PID4 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Туре Reset 31:8 0 Reserved bits return an indeterminate value, and should reserved RO never be changed. GPIO Peripheral ID Register[7:0] 7:0 PID4 RO 0x00

GPIO Peripheral Identification 4 (GPIOPeriphID4) Offset 0xFD0

Register 20: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

(Offset 0xF	D4				1	,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1				1		1 1	res	served	I	1	1		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[resei	rved			1 1			I	I	PI	D5	1	1	I
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	/Field		Name		Туре		Reset	I	Descript	ion						
3	31:8	re	eserved	l	RO		0		Reserve never be			n indete	rminate	e value,	and sh	ould
	7:0		PID5		RO		0x00	(GPIO Pe	eriphera	I ID Re	gister[1	5:8]			

Register 21: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

Offset 0xFD8 31 30 28 26 25 24 21 19 17 16 29 27 23 22 20 18 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 12 11 10 8 7 5 4 0 14 9 6 3 2 PID6 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Туре Reset 0 Reserved bits return an indeterminate value, and should 31:8 reserved RO never be changed. 7:0 PID6 GPIO Peripheral ID Register[23:16] RO 0x00

GPIO Peripheral Identification 6 (GPIOPeriphID6)

Register 22: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7) Offset 0xFDC

(Juset OXI	DC														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1 1		1 1					i		1	i I	
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reser	rved								PI	D7			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	/Field		Name		Туре		Reset	C	escripti	on						
3	31:8	re	eserved		RO		0		Reserved ever be			indetei	rminate	value,	and sho	ould
	7:0		PID7		RO		0x00	G	SPIO Pe	riphera	ID Re	gister[3	1:24]			

Register 23: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

Offset 0xFE0 31 30 25 24 19 17 16 29 28 27 26 23 22 21 20 18 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13 12 11 10 8 7 5 0 15 14 9 6 4 3 2 PID0 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 **Bit/Field** Name Type Reset Description 31:8 RO 0 Reserved bits return an indeterminate value, and should never reserved be changed. 7:0 PID0 0x61 GPIO Peripheral ID Register[7:0] RO Can be used by software to identify the presence of this peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

Register 24: GPIO Peripheral Identification 1(GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

	Offset 0xI	•			1 (011)	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1		i –	1 1		1	1		1	i	1			i i	i	1	1
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1		I I	1 1		1	1				I 1			1		1	 1
			reser	rved								PI	ID1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре	Re	set	Descri	ption							
:	31:8	r	eserved		RO		C	Reserv be cha		return	an inde	termina	ate valu	e, and	should	never
	7:0 PID1 RO 0x00							GPIO	Periphe	eral ID F	Register	[15:8]				
									e used eral.	by softw	vare to	identify	the pre	esence	of this	

Register 25: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

Offset 0xFE8 31 30 28 25 24 19 17 16 29 27 26 23 22 21 20 18 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13 12 11 10 8 7 5 0 15 14 9 6 4 3 2 PID2 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Type Reset Description 31:8 RO 0 Reserved bits return an indeterminate value, and should never reserved be changed. 7:0 PID2 0x18 GPIO Peripheral ID Register[23:16] RO Can be used by software to identify the presence of this peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

Register 26: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

	Offset 0xF	FEC				1	,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1		1	1		rese	rved	1		I	I	I	1	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	rese	rved	1	1		1	PID3								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	
Bi	Bit/Field		ld Name		Туре	Reset Descr			ption								
;	31:8		s reserved		RO	0			Reserved bits return an indeterminate value, and should nev be changed.								
7:0			PID3		RO	0x01		GPIO Peripheral ID Register[31:24]									
							Can be used by software to identify the presence of this peripheral.										

Register 27: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1 1		i i	i		1	i i	1	i	1	1	i	1	1	
	reserved																
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	гт		I	I		1		1	I I	1	1	I	1	·	
		reserved							CID0								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	
Bi	Bit/Field		d Name Ty		Туре	Reset D		Descri	ption								
31:8		reserved RO			0		Reserv	Reserved bits return an indeterminate value, and should neve									
01.0								be changed.									
	7:0		CID0		RO	0x0D		GPIO PrimeCell ID Register[7:0]									
								Provid systen		ware a s	standar	d cross	-periph	eral ide	entificati	on	

GPIO Primecell Identification 0 (GPIOPCellID0) Offset 0xFF0

Register 28: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO Primecell Identification 1 (GPIOPCellID1)

Offset 0xFF4																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		I	1 1		1	1	1	rese	rved	1		1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserv					I		1	CID1								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	
Bit	Bit/Field		Name		Туре	Reset		Descri	iption								
31:8		reserved RO		RO	0			Reserved bits return an indeterminate value, and should never be changed.									
7:0			CID1 RO		0xF0		GPIO	GPIO PrimeCell ID Register[15:8]									
							Provides software a standard cross-peripheral identification system.										

Register 29: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

	JIISELUXI	1.0														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	i i		l l		1	i	i	1	i i	1	1	i	1	i	1	1
l								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	I		I I		1	I		1		1	1	1	1	I	1	
l				rese	rved							Cl	ID2			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
4	31:8	re	eserved		RO		0	Reserv	ued hite	s return	an inde	termin	ate valu	e and	should	never
	/1.0	I.	5001700		NO		0	be cha		sictain				o, and	Should	
					_											
	7:0		CID2		RO	0>	‹ 05	GPIO	PrimeC	Cell ID R	Register	[23:16]				
								Provid system		ware a s	standar	d cross	-periph	eral ide	ntificati	on

GPIO Primecell Identification 2 (GPIOPCellID2) Offset 0xFF8

Register 30: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO Primecell Identification 3 (GPIOPCellID3)

(Offset 0xI	FFC					, ,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1 1		1	1		rese	l erved	1		•	•	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	res	erved			1		I		CI	D3	I	I	I
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1
Bit	t/Field		Name		Туре	Re	eset	Descri	iption							
;	31:8	l	reserved		RO		0	Reser be cha		return	an inde	etermina	ate valu	e, and	should	never
	7:0		CID3		RO	0×	:B1	GPIO	PrimeC	ell ID R	egister	[31:24]				
								Provid syster		ware a s	standar	d cross	-periph	eral ide	entificati	on

October 8, 2006

9 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins.

The LM3S801 controller General-Purpose Timer Module (GPTM) contains three GPTM blocks (Timer0, Timer1, and Timer 2). Each GPTM block provides two 16-bit timer/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

The following modes are supported:

- 32-bit Timer modes:
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock using 32.768-KHz input clock
 - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes:
 - General-purpose timer function with an 8-bit prescaler
 - Programmable one-shot timer
 - Programmable periodic timer
 - Software-controlled event stalling
- 16-bit Input Capture modes:
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode:
 - Simple PWM mode with software-programmable output inversion of the PWM signal

9.1 Block Diagram




Figure 9-1. GPTM Module Block Diagram

9.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 159), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 160), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 161). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

9.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the GPTM TimerA Interval Load (GPTMTAILR) register (see page 169) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 170). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 173) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 174).

9.2.2 32-Bit Timer Operating Modes

Note: Both the odd- and even-numbered CCP pins are used for 16-bit mode. Only the even-numbered CCP pins are used for 32-bit mode.

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- **GPTM TimerA Interval Load (GPTMTAILR)** register [15:0], see page 169
- **GPTM TimerB Interval Load (GPTMTBILR)** register [15:0], see page 170
- **GPTM TimerA (GPTMTAR)** register [15:0], see page 177
- GPTM TimerB (GPTMTBR) register [15:0], see page 178

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is: GPTMTBILR [15:0]:GPTMTAILR [15:0]. Likewise, a read access to **GPTMTAR** returns the value: GPTMTBR [15:0]:GPTMTAR [15:0].

9.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 160), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 162), the timer begins counting down from its preloaded value. Once the 0x00000000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and output triggers when it reaches the 0x0000000 state. The GPTM sets the TATORIS bit in the **GPTM Raw Interrupt Status (GPTMRIS)** register (see page 166), and holds it until it is cleared by writing the **GPTM Interrupt Clear (GPTMICR)** register (see page 168). If the time-out interrupt is enabled in the **GPTM Interrupt Mask (GPTIMR)** register (see page 164), the GPTM also sets the TATOMIS bit in the **GPTM Masked Interrupt Status (GPTMISR)** register (see page 167).

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x00000000 state, and deasserted on the following clock cycle. It is enabled by setting the TAOTE bit in **GPTMCTL**.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

9.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x00000001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 171) by the controller.

The input clock on the CCP0, CCP2 or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in **GPTMCTL**, the counter starts counting up from its preloaded value of 0x00000001. When the current count value matches the preloaded value in **GPTMTAMATCHR**, it rolls over to a value of 0x00000000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMISR**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

9.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 159). This section describes each of the GPTM 16-bit modes of operation. Timer A and Timer B have identical modes, so a single description is given using an **n** to reference both.

9.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale** (GPTMTnPR) register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and output triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt.

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000 state, and deasserted on the following clock cycle. It is enabled by setting the TnOTE bit in the **GPTMCTL** register, and can trigger SoC-level events.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 50-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T _C) ^a	Max Time	Units
0000000	1	1.3107	mS
0000001	2	2.6214	mS
00000010	3	3.9321	mS
1111100	254	332.9229	mS
1111110	255	334.2336	mS
11111111	256	335.5443	mS

 Table 9-1.
 16-Bit Timer With Prescaler Configurations

a. T_C is the clock period.

9.2.3.2 16-Bit Input Edge Count Mode

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 9-2 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR**=0x000A and the match value is set to **GPTMnMATCHR**=0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 9-2. 16-Bit Input Edge Count Mode Example

9.2.3.3 16-Bit Input Edge Time Mode

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of both rising and falling edges. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 9-3 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).




Figure 9-3. 16-Bit Input Edge Time Mode Example

9.2.3.4 16-Bit PWM Mode

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TNCMR bit to 0x0, and the TnMR field to 0x2.

PWM mode can take advantage of the 8-bit prescaler by using the **GPTM Timern Prescale Register (GPTMTnPR)** and the **GPTM Timern Prescale Match Register (GPTMTnPMR)**. This effectively extends the range of the timer to 24 bits.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** (and **GPTMTNPR** if using a prescaler) and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 9-4 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML**=0 (duty cycle would be 33% for the **TnPWML**=1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.




Figure 9-4. 16-Bit PWM Mode Example

9.3 Initialization and Configuration

To use the general purpose timers, the peripheral clock must be enabled by setting the GPTM0, GPTM1, and GPTM2 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

9.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.
- 7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

9.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2 or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x00000000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

9.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- 4. If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the TnTOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TnEN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

9.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.

- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the **GPTM Interrupt Clear (GPTMICR)** register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat steps 4-9.

9.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TnEVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TnEN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the GPTM Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the GPTM Timern (GPTMTnR) register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

9.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TNCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.

- 7. If a prescaler is going to be used, configure the GPTM Timern Prescale (GPTMTnPR) register and the GPTM Timern Prescale Match (GPTMTnPMR) register.
- 8. Set the TnEN bit in the GPTM Control (GPTMCTL) register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

9.4 Register Map

Table 9-1 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x40030000
- Timer1: 0x40031000
- Timer2: 0x40032000

Table 9-2.	GPTM	Register Map
		negister mup

Offset	Name	Reset	Туре	Description	See page
0x000	GPTMCFG	0x00000000	R/W	Configuration	159
0x004	GPTMTAMR	0x0000000	R/W	TimerA mode	160
0x008	GPTMTBMR	0x0000000	R/W	TimerB mode	161
0x00C	GPTMCTL	0x0000000	R/W	Control	162
0x018	GPTMIMR	0x0000000	R/W	Interrupt mask	164
0x01C	GPTMRIS	0x00000000	RO	Interrupt status	166
0x020	GPTMMIS	0x0000000	RO	Masked interrupt status	167
0x024	GPTMICR	0x00000000	W1C	Interrupt clear	168
0x028	GPTMTAILR	0x0000FFFF ^a 0xFFFFFFFF	R/W	TimerA interval load	169
0x02C	GPTMTBILR	0x0000FFFF	R/W	TimerB interval load	170
0x030	GPTMTAMATCHR	0x0000FFFF ^a 0xFFFFFFFF	R/W	TimerA match	171
0x034	GPTMTBMATCHR	0x0000FFFF	R/W	TimerB match	172
0x038	GPTMTAPR	0x0000000	R/W	TimerA prescale	173
0x03C	GPTMTBPR	0x0000000	R/W	TimerB prescale	174
0x040	GPTMTAPMR	0x0000000	R/W	TimerA prescale match	175
0x044	GPTMTBPMR	0x0000000	R/W	TimerB prescale match	176

Table 9-2.	GPTM	Register	Мар	(Continued)
------------	------	----------	-----	-------------

Offset	Name	Reset	Туре	Description	See page
0x048	GPTMTAR	0x0000FFFF ^a 0xFFFFFFFF	RO	TimerA	177
0x04C	GPTMTBR	0x0000FFFF	RO	TimerB	178

a. The default reset value for the **GPTMTAILR**, **GPTMTAMATCHR**, and **GPTMTAR** registers is 0x0000FFFF when in 16-bit mode and 0xFFFFFFFF when in 32-bit mode.

9.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

	GPTM (Offset 0x0	-	ration (C	PTMC	FG)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							I	rese	rved						I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							reserved	1	1						GPTMCF	i FG
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
	t/Field 31:3	re	Name eserved		Type RO		eset 0	be cha	ved bits anged.		an inde	termina	ite value	e, and s	should I	never
	2:0	GF	PTMCF	3	R/W		0	0x0: 3 0x1: 3 0x2: R	Config 2-bit tim 2-bit rea eserveo	ier conf al-time c d.	-		unter co	onfigura	ation.	
								0x4-0>	(7: 16-b GPTM1	it timer				n is con	trolled I	by bits

GPTM TimerA Mode (GPTMTAMR)

Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

	Offset 0x00)4														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1 1	reser	rved	1					TAAMS	TACMR	TA	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
reser	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Ū
Bi	t/Field		Name		Туре	Re	eset	Descri	ption							
;	31:4	re	eserved		RO		0	Reserv be cha		return	an inde	termina	ate valu	e, and sl	hould r	never
	3	-	TAAMS		R/W		0	GPTM	Timer/	Altern	ate Mo	de Sele	ect			
								0: Cap	ture mo	de is e	nabled					
								1: PWI	M mode	e is ena	bled.					
								Note:			WM mo he TAM			also clea	ar the 🛛	ACMR
	2	٦	FACMR		R/W	(0	GPTM	TimerA	Captu	re Mod	е				
								0: Edg	e-Coun	t mode						
								1: Edg	e-Time	mode.						
	1:0		TAMR		R/W		0	GPTM	Timer/	Mode						
								0x0: R	eserve	d.						
								0x1: O	ne-Sho	t Timer	mode.					
								0x2: P	eriodic	Timer n	node.					
								0x3: C	apture	mode.						
													ner cont 16-or 32	figuratior 2-bit).	n defin	ed by
									oit timer for Tim		uration,	TAMR	controls	the 16-b	oit time	r
									oit timer ntents c					ontrols th	ne moc	le and

October 8, 2006

Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

(Offset 0x0	08														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								reser	rved	'	'		<u> </u>			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[I		т т		1 1	rese	rved	1 1		I	I		TBAMS	TBCMR	TB	MR
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
3	31:4	r	eserved		RO		0	Reserv be cha		return	an inde	termin	ate valu	e, and s	hould i	never
	3	-	TBAMS		R/W		0	GPTM	TimerE	3 Altern	ate Mo	de Sele	ect			
								0: Cap	ture mo	ode is e	nabled.					
								1: PWI	M mode	e is ena	bled.					
								Note:			WM mo			also clea	ar the 🛛	BCMR
	2	-	TBCMR		R/W		0	GPTM	TimerE	3 Captu	ire Mod	е				
								0: Edg	e-Cour	it mode						
								1: Edg	e-Time	mode.						
	1:0		TBMR		R/W		0	GPTM	TimerE	3 Mode						
								0x0: R	eserve	d.						
								0x1: O	ne-Shc	t Timer	mode.					
								0x2: P	eriodic	Timer n	node.					
								0x3: C	apture	mode.						
											ased on CFG re		ner confi	guration	define	ed by
								In 16-b modes			uration,	these	bits con	trol the 1	l6-bit t	imer
										[·] configu MR is ι		this re	gister's	contents	are ig	nored

GPTM TimerB Mode (GPTMTBMR)

Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger.

			(GPTMC	CTL)															
(Offset Ox	30 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
ſ		1	1 1		1 1		i	reser		1 1					i				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	res	TBPWML	TBOTE	res	TBEV	ENT	TBSTALL	TBEN	res	TAPWML	TAOTE	RTCEN	TAEV	'ENT	TASTALL	TAEN			
Type Reset	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0			
		-		-	-	-	-		÷	-	-	-	-	-	-	-			
Bit	/Field		Name		Туре	R	eset	Descri	ption										
3	1:15	r	eserved		RO		0	Reserv be cha		s return a	an inde	termina	ite valu	e, and	should r	never			
	14	т	BPWML		R/W		0	GPTM	Timer	3 PWM	Output	Level							
								0: Outp	out is u	naffecte	ed.								
								1: Outp	out is ir	overted.									
	13	-	TBOTE		R/W		0	GPTM TimerB Output Trigger Enable											
								0: The	output	TimerB	trigger	is disat	oled.						
								1: The	output	TimerB	trigger	is enab	oled.						
	12	re	eserved		RO		0	Reserved bits return an indeterminate value, and should never be changed.											
1	1:10	Т	BEVEN	Г	R/W		0	GPTM	Timer	3 Event	Mode								
								00: Po	sitive e	dge.									
								01: Ne	gative	edge.									
								10: Re	served										
								11: Bot	th edge	es.									
	9	Т	BSTALL		R/W		0	GPTM	Timer	3 Stall E	nable								
								0: TimerB stalling is disabled.											
								1: TimerB stalling is enabled.											
	8		TBEN		R/W		0	GPTM TimerB Enable											
								0: Time	erB is c	disabled									
										enabled d on the				or the o	apture I	ogic is			
	7	r	eserved		RO		0	Reserv be cha		s return a	an inde	termina	ite valu	e, and	should ı	never			

Bit/Field	Name	Туре	Reset	Description
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level 0: Output is unaffected. 1: Output is inverted.
5	TAOTE	R/W	0	GPTM TimerA Output Trigger Enable 0: The output TimerA trigger is disabled. 1: The output TimerA trigger is enabled.
4	RTCEN	R/W	0	GPTM RTC Enable 0: RTC counting is disabled. 1: RTC counting is enabled.
3:2	TAEVENT	R/W	0	GPTM TimerA Event Mode 00: Positive edge. 01: Negative edge. 10: Reserved. 11: Both edges.
1	TASTALL	R/W	0	GPTM TimerA Stall Enable 0: TimerA stalling is disabled. 1: TimerA stalling is enabled.
0	TAEN	R/W	0	 GPTM TimerA Enable 0: TimerA is disabled. 1: TimerA is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

	GPTM II Offset 0x01	-	ot Mask (C	GPTM	IMR)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					'	'	'	reser	ved				1	'	'	'
Гуре Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved		1	CBEIM	CBMIN	1 ТВТОІМ		reser	ved	1	RTCIM	CAEIM	CAMIM	TATOIN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	t/Field		Name		Туре	Re	eset	Descrip	otion							
3	31:11	r	eserved		RO		0	Reserv be cha		return a	an ind	etermir	nate valu	e, and	should i	never
	10		CBEIM		R/W		0	Captu	eB Eve	nt Inte	errupt N	lask				
								0: Inter	rupt is	disable	d.					
	0: Interrupt is disabled. 1: Interrupt is enabled.															
	9		CBMIM		R/W		0	GPTM	Captu	eB Mate	ch Inte	errupt N	/lask			
								0: Inter	rupt is	disable	d.					
								1: Inter	rupt is	enabled	1.					
	8	-	ΓΒΤΟΙΜ		R/W		0	GPTM	TimerE	3 Time-0	Dut Int	terrupt	Mask			
								0: Inter	rupt is	disable	d.					
								1: Inter	rupt is	enabled	ł.					
	7:4	r	eserved		RO		0	Reserv be cha		return a	an ind	etermir	nate valu	e, and	should i	never
	3		RTCIM		R/W		0	GPTM	RTC Ir	iterrupt	Mask					
								0: Inter	rupt is	disable	d.					
								1: Inter	rupt is	enabled	1.					
	2		CAEIM		R/W		0	GPTM	Captu	eA Eve	nt Inte	errupt N	lask			
								0: Inter	rupt is	disable	d.					
								1: Inter	rupt is	enabled	ł.					

Bit/Field	Name	Туре	Reset	Description
1	CAMIM	R/W	0	GPTM CaptureA Match Interrupt Mask 0: Interrupt is disabled. 1: Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	GPTM TimerA Time-Out Interrupt Mask 0: Interrupt is disabled. 1: Interrupt is enabled.

Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

GPTM Raw Interrupt Status (GPTMRIS)

Offset 0x01C

	Onset 0x0	IC I														
	31	30	29	28	27	22	21	20	19	18	17	16				
	I				1	1	•	reser	ved			I	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		reserved		1	CBERIS	CBMRIS	TBTORIS		rese	rved		RTCRIS	CAERIS	CAMRIS	TATORIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bi	t/Field		Name		Туре	Re	eset	Descri	otion							
3	31:11	r	eserved		RO		0	Reserv be cha		return	an inde	termina	ate valu	e, and	should	never
	10	C	CBERIS		RO		0	GPTM	Captur	eB Eve	nt Raw	Interru	ıpt			
								This is	the Ca	ptureB	Event i	nterrup	t status	prior to	maskii	ng.
	9 CBMRIS RO 0 GPTM CaptureB Match Raw Interrupt															
	9 CBMRIS RO 0 GPTM CaptureB Match Raw Interrupt This is the CaptureB Match interrupt status prior to masking.													ng.		
	8	т	BTORIS	5	RO		0	GPTM	TimerE	3 Time-0	Out Rav	w Interi	upt			
								This is	the Tin	nerB tin	ne-out i	nterrup	t status	prior to	o maskii	ng.
	7:4	r	eserved		RO		0	Reserv be cha		return	an inde	termina	ate valu	e, and	should	never
	3	F	RTCRIS		RO		0	GPTM	RTC R	aw Inte	rrupt					
											•	upt stat	us prior	to mas	king.	
	2	(CAERIS		RO		0	GPTM	Captur	eA Eve	nt Raw	Interru	ıpt			
			CAERIS RO 0 GPTM CaptureA Event Raw Interrupt This is the CaptureA Event interrupt status prior to masking.													ng.
	1	C	CAMRIS		RO		0	GPTM	Captur	eA Mat	ch Raw	/ Interru	upt			
								This is	the Ca	ptureA	Match i	nterrup	ot status	prior to	o maski	ng.
	0	T	ATORIS		RO		0	GPTM	TimerA	A Time-	Out Rav	w Interi	upt			
								This th	e Time	rA time	out inte	errupt s	tatus pi	rior to n	nasking	

Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

C	Offset 0x0	020																	
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
					·	-		reser	ved						-				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	1	•	reserved		1	CBEMIS	CBMMIS	TBTOMIS		rese	rved	1	RTCMIS	CAEMIS	CAMMIS	TATOMIS			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Bit	/Field		Name		Туре	Re	eset	Descri	otion										
3	1:11		reserved		RO		0	Reserv be cha		return	an ind	etermina	ate valu	ie, and s	should	never			
	10		CBEMIS		RO		0	GPTM	Captu	reB Eve	ent Mas	sked Inte	errupt						
								This is	the Ca	ptureB	event	interrup	t status	after m	asking.				
	9		CBMMIS		RO		0	This is the CaptureB event interrupt status after masking. GPTM CaptureB Match Masked Interrupt											
								GPTM CaptureB Match Masked Interrupt This is the CaptureB match interrupt status after masking.											
	8	٦	BTOMIS	5	RO		0	GPTM	TimerE	3 Time-	Out Ma	asked In	iterrupt						
								This is	the Tir	nerB tir	ne-out	interrup	t status	after m	asking				
	7:4		reserved		RO		0	Reserv	ed bits	return	an ind	etermina	ate valu	ie, and s	should	never			
								be cha	nged.										
	3		RTCMIS		RO		0	GPTM	RTC N	lasked	Interru	pt							
								This is	the RT	C even	it interr	upt stat	us after	maskin	ıg.				
	2		CAEMIS		RO		0	GPTM	Captu	reA Eve	ent Mas	sked Inte	errupt						
								This is	the Ca	ptureA	event	interrup	t status	after m	asking.				
	1		CAMMIS		RO		0	GPTM	Captu	reA Ma	tch Ma	sked Int	errupt						
								This is	the Ca	ptureA	match	interrup	ot status	s after m	nasking				
	0	1	TATOMIS		RO		0	GPTM	Timer/	A Time-	Out Ma	asked In	terrupt						
								This is	the Tir	nerA tir	ne-out	interrup	t status	after m	asking				

GPTM Masked Interrupt Status (GPTMMIS)

Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1		1	reser	ved		1		1	1	1	
e et	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved		1	CBECINT	CBMCIN	I TBTOCIN	2	rese	erved	•	RTCCINT	CAECINT	CAMCINT	ΤΑΤΟ
t T	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W10
Bit,	/Field		Name		Туре	R	eset	Descri	otion							
3	1:11	re	eserved		RO		0	Reserv be cha		return	an inde	termin	ate valu	ie, and	should	neve
	10	С	BECINT	-	W1C		0	GPTM	Captur	eB Eve	ent Inter	rupt Cl	ear			
								0: The	interru	pt is un	affected	ł.				
								1: The	interru	pt is cle	ared.					
	9	C	BMCIN	Г	W1C		0	GPTM	Captu	eB Mat	tch Inter	rrupt C	lear			
								0: The	interru	pt is un	affected	ł.				
								1: The	interru	pt is cle	ared.					
	8	TE	TOCIN	т	W1C		0	GPTM	TimerE	3 Time-	Out Inte	errupt (Clear			
								0: The	interru	pt is un	affected	ł.				
								1: The	interru	pt is cle	ared.					
7	7:4	re	eserved		RO		0	Reserv be cha		return	an inde	termin	ate valu	ie, and	should	neve
	3	R	ТССІЛТ	-	W1C		0	GPTM	RTC Ir	nterrupt	Clear					
										-	affected	ł.				
										pt is cle						
	2	С	AECINT	-	W1C		0	GPTM	Captur	eA Eve	ent Inter	rupt Cl	ear			
									•		affected					
								1: The	interru	pt is cle	ared.					
	1	C		Г	W1C		0	GPTM	Captur	eA Mat	ch Raw	/ Interr	upt			
								This is	the Ca	ptureA	match i	interru	ot status	s after n	nasking	
	0	TA	TOCIN	г	W1C		0	GPTM	Timer/	Time-	Out Rav	w Inter	rupt			
								0: The	interru	pt is un	affected	d.				
								1: The	intorru		I					

October 8, 2006

Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

,	Unset 0xt	028														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ		I		1	1	1	I	I	1	1	1	1	I	1	T	1
l								TAI	LRH							
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	1	1	1	TA	IRL	1	1	1	1	1	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

GPTM TimerA Interval Load (GPTMTAILR)

Offset 0x028

1/0 = 1 if timer is configured in 32-bit mode; 0 if timer is configured in 16-bit mode.

Bit/Field	Name	Туре	Reset	Description
31:16	TAILRH	R/W	0xFFFF	GPTM TimerA Interval Load Register High
			(32-bit mode)	When configured for 32-bit mode via the GPTMCFG register, the GPTM TimerB Interval Load (GPTMTBILR) register loads
			0x0000 (16-bit	this value on a write. A read returns the current value of GPTMTBILR .
			mode)	In 16-bit mode, this field reads as 0 and does not have an effect on the state of GPTMTBILR .
15:0	TAILRL	R/W	0xFFFF	GPTM TimerA Interval Load Register Low
				For both 16- and 32-bit modes, writing this field loads the counter for TimerA. A read returns the current value of GPTMTAILR .

Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

	Offset 0x0	2C				,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l		1 1		1			rese	rved					I		J
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1		T			TBI	I LRL				1	I	I	1
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
Bi	t/Field		Name		Туре	Re	eset	Desc	ription							
3	81:16	r	eserved	I	RO		0		rved bit anged.	s returr	n an ind	etermin	ate val	ue, and	should	never
	15:0	·	TBILRL		R/W	0xF	FFF	GPT	A Timer	B Interv	val Loa	d Regis	ter			
	15:0 IBILKL K/W UXFFFF							this fi	eld upd	ates GI	ртмтв	ILR. In	32-bit r	2-bit tim node, w le of GF	rites a	re

GPTM TimerB Interval Load (GPTMTBILR)

www.DataSheet4U.com

Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

GPTM TimerA Match (GPTMTAMATCHR)

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

	Offset 0x0)30														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1		I	I	I	I	TA	MRH		I					1
Type Reset	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0	R/W 1/0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•	•	•	•	TA	MRL		•			•	•	'
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
	1/0 = 1 if the	mer is config	ured in 32-I	bit mode; 0	if timer is co	onfigured in	16-bit mode									

Bit/Field	Name	Туре	Reset	Description
31:16	TAMRH	R/W	0xFFFF	GPTM TimerA Match Register High
			(32-bit mode)	When configured for 32-bit Real-Time Clock (RTC) mode via the GPTMCFG register, this value is compared to the upper half of GPTMTAR , to determine match events.
			0x0000 (16-bit mode)	In 16-bit mode, this field reads as 0 and does not have an effect on the state of GPTMTBMATCHR .
15:0	TAMRL	R/W	0xFFFF	GPTM TimerA Match Register Low
				When configured for 32-bit Real-Time Clock (RTC) mode via the GPTMCFG register, this value is compared to the lower half of GPTMTAR , to determine match events.
				When configured for PWM mode, this value along with GPTMTAILR , determines the duty cycle of the output PWM signal.
				When configured for Edge Count mode, this value along with GPTMTAILR , determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTAILR minus this value.

171

Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034


This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

	Offset 0x03	34														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1			rese	rved	1		1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I				T			TB	MRL	I		I	T	I	T	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	t/Field		Name	-	Туре		eset		ription	-			-			
					.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			2000								
3	Bit/Field 31:16		eserved		RO		0		rved bit anged.	s returr	n an inc	letermi	nate val	ue, an	d should	l never
	15:0	٦	FBMRL		R/W	0xF	FFF	GPT	A Timer	B Matc	h Regi	ster Lov	w			
									MTBIL				this val y cycle o		•	WM
								GPTI The t	MTBILF otal nur	R, deter	mines l edge e	now ma events d	mode, t any edge counted	e even	ts are co	ounted.

GPTM TimerB Match (GPTMTBMATCHR)

Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers.




Refer to Table 9-1 on page 151 for more details and an example.

173

Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C


This register allows software to extend the range of the 16-bit timers.



October 8, 2006

Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040


This register effectively extends the range of GPTMTAMATCHR to 24 bits.



175


Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of GPTMTBMATCHR to 24 bits.



Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.



177

Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

	GPTM 7 Offset 0x0		(GPTM)	TBR)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		I			rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Type RO RO RO RO RO RO RO RO RO RO RO RO RO															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit			Name		Туре	Re	eset	Descr	iption							
3	1:16	r	eserved		RO		0		ved bits anged.	s return	an inde	etermina	ate valu	ie, and	should	never
	15:0 TBRL RO 0xFFF				FFF	GPTM	I Timer	3								
	15:0 TBRL RO 0xFFFF							Regis	ter, exc	ept in I	nput Ec	alue of t Ige Cou e event	nt mod			

10 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

10.1 Block Diagram





Identification Registers							
WDTPCellID0	WDTPeriphID0	WDTPeriphID4					
WDTPCellID1	WDTPeriphID1	WDTPeriphID5					
WDTPCellID2	WDTPeriphID2	WDTPeriphID6					
WDTPCellID3	WDTPeriphID3	WDTPeriphID7					

179

10.2 Functional Description

The Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register. Once the Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

10.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the WDTLOAD register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACCE551.

10.4 Register Map

Table 10-1 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x40000000.

Offset	Name	Reset	Туре	Description	See page
0x000	WDTLOAD	0xFFFFFFFF	R/W	Load	182
0x004	WDTVALUE	0xFFFFFFFF	RO	Current value	183
0x008	WDTCTL	0x0000000	R/W	Control	184

Table 10-1. WDT Register Map

Offset	Name	Reset	Туре	Description	See page
0x00C	WDTICR	-	WO	Interrupt clear	185
0x010	WDTRIS	0x00000000	RO	Raw interrupt status	186
0x014	WDTMIS	0x00000000	RO	Masked interrupt status	187
0x418	WDTTEST	0x00000000	R/W	Watchdog stall enable	189
0xC00	WDTLOCK	0x00000000	R/W	Lock	188
0xFD0	WDTPeriphID4	0x00000000	RO	Peripheral identification 4	190
0xFD4	WDTPeriphID5	0x00000000	RO	Peripheral identification 5	191
0xFD8	WDTPeriphID6	0x00000000	RO	Peripheral identification 6	192
0xFDC	WDTPeriphID7	0x00000000	RO	Peripheral identification 7	193
0xFE0	WDTPeriphID0	0x00000005	RO	Peripheral identification 0	194
0xFE4	WDTPeriphID1	0x00000018	RO	Peripheral identification 1	195
0xFE8	WDTPeriphID2	0x00000018	RO	Peripheral identification 2	196
0xFEC	WDTPeriphID3	0x00000001	RO	Peripheral identification 3	197
0xFF0	WDTPCellID0	0x000000D	RO	PrimeCell identification 0	198
0xFF4	WDTPCellID1	0x000000F0	RO	PrimeCell identification 1	199
0xFF8	WDTPCellID2	0x00000005	RO	PrimeCell identification 2	200
0xFFC	WDTPCellID3	0x00000B1	RO	PrimeCell identification 3	201


Table 10-1. WDT Register Map (Continued)

10.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x00000000, an interrupt is immediately generated.



Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



183

Register 3: Watchdog Control (WDTCTL), offset 0x008

This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (upon second time-out) or an interrupt on time-out.


When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

	Offset 0	x008														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	1	1 1	*00	erved	1	1	1	1	1	1	
T														DO	DO	20
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15	14	1	1	1	1	1 1	0	1	1	1	1	1	1	1	Ů
			rese	erved											RESEN	INTEN
Type Reset	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field		Name		Туре		Reset		Descri	ption						
2	1:2		eserved		RO		0		Peser	und hita	roturn	on ind	otormine		o ond o	hould
3	1.2	1	eserveu		κυ		0			be char		annu	etermina	ale valu	e, anu s	noulu
									never		igeu.					
	1	I	RESEN		R/W		0		Watch	dog Re	set Ena	able				
									0: Disa	-						
									1: Ena	ble the	Watch	dog mo	dule res	set outp	ut.	
	~						0		14/-1-1-	-l l 4 -						
	0		INTEN		R/W		0		watch	dog Inte	errupt E	nable				
									0: Inte	rrupt ev	ent dis	abled (once thi	s bit is :	set, it ca	in only
									be clea	ared by	a hard	ware re	eset)			
									1. Inte	rrupt ev	ent en:	abled (Once en	abled :	all write	sare
									ignore	•	one one					Juio
									.9.1010	~.						

Watchdog Control (WDTCTL)

Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



185

Watchdog Raw Interrupt Status (WDTRIS)

Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

	Offset 0x	.010	1													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			1		1 1	res	erved	1				1		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	resei	rved	T		1 1		1	1				1		WDTRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/	Field	١	lame		Туре		Reset		Descrip	otion						
3	1:1	re	served		RO		0		Reserv never b			an indet	ermina	te value	, and	should
	0	W	DTRIS		RO		0		Watcho	dog Rav	v Interru	upt Stat	us			
									Gives t WDTIN		interrup	ot state	(prior to	o maskii	ng) of	

October 8, 2006

Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

(Offset 0x0	14														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	í	í	i		i	1	1	1	i	1	i i					1
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	I	I I	Т		1	1	1	1	T	1						
L								reserved								WDTMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Rit/	Field	Ν	lame		Туре		Rese	t	Descri	ntion						
Dit			ame		турс		11000	·	Desen	ption						
3	1:1	reg	erved		RO		0		Reser	ved bits	return a	n indet	erminat	te value	and	should
0		100			NO.		U			be chan			cimina		, and	Should
									nevei		yeu.					
	0	۱۸/۲	DTMIS		RO		0		Watch	dog Ma	skad Int	orrupt	Statuc			
	0	VVL			κυ		0		valun	uby Ma	skeu ini	enupr	Slalus			
									Gives	the mas	ked inte	errupt s	tate (aft	er masl	king) c	of the
										NTR inte			,		0,	
											•					

Watchdog Masked Interrupt Status (WDTMIS)

Register 7: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACCE551 to the WDTLOCK register enables write access to all other registers. Writing any other value to the WDTLOCK register re-enables the locked state for register writes to all the other registers. Reading the WDTLOCK register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the WDTLOCK register returns 0x00000001 (when locked; otherwise, the returned value is 0x00000000 (unlocked)).

	Vatchd Offset 0x0	0	(WDTL	OCK)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ			1		1	1	1	I WD	TLock	1	1	1	1	1	1	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ					1	1	1	I WD	TLock	T	1	1	1	1	T	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	Field	Ν	lame		Туре		Reset		Descri	otion						
31	1:0	WE	DTLock		R/W		0x0000)	Watcho	dog Loo	:k					
									registe	rs for w	value 0 vrite acc lock, pre	ess. A	write of	any oth	her valu	ie

A read of this register returns the following values:

Locked: 0x0000001

Unlocked: 0x0000000

Register 8: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

	Watcho	log Test	(WDTT	TEST)												
C	31 JIISEE UX	418 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	31	- 30	29	28	27	20	25	24	23	1 22	21	20	19	18	17	10
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	reserved	I	I		STALL		1	1	rese	rved	I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Field 1:9		Name served		Type RO		Reset 0			ption /ed bits be chan		an indet	ermina	te value	e, and s	should
	8	S	TALL		R/W		0		Watch	dog Stal	ll Enabl	е				
									with a the mid	set to 1 debugge crocontr es coun	er, the v oller is	vatchdo	g timer	stops c	ounting	g. Once
7	':0	re	served		RO		0			ved bits be chan		an indet	ermina	te value	e, and s	should

Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4) Offset 0xFD0 31 30 24 23 28 26 25 22 19 16 reserved Type Reset RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 PID4 reserved RO RO Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Туре Reset 0 Reserved bits return an indeterminate value, and should 31:8 reserved RO never be changed. WDT Peripheral ID Register[7:0] 7:0 PID4 RO 0x00

Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

	v atena	log i crip	nerai iu	cintifica			ipinD3)									
(Offset 0xl	FD4														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1 1	1		1	1	1		1	i	1	1 1				1
								res	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		1 1			1	1	1			1	1	г т		1		
			reser	rved								PII	05			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Di+/	Field	N	lame		Туре		Reset		Descrip	otion						
DII/	Field	I'	ame		туре		Resei		Descrip							
2	1.0		o much		PO		0		Decer	ad hita	roturn	on indet	o rooin o	to volue		hould
3	1:8	res	served		RO		0					an indete	ermina	le value	e, and s	nould
									never b		yeu.					
-		r	PID5				0,000			orinhor		o aiotor[4	15.01			
	' :0	ł	CUIS		RO		0x00		VVDTP	renpher		egister[1	[5.6]			

Watchdog Peripheral Identification 5 (WDTPeriphID5)

16

RO

0

0

RO

0


Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6) Offset 0xFD8 31 30 24 23 28 26 25 22 19 reserved Type Reset RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 PID6 reserved RO RO Туре RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Type Reset Description 31:8 0 Reserved bits return an indeterminate value, and should reserved RO never be changed. 7:0 WDT Peripheral ID Register[23:16] PID6 RO 0x00

Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.




Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0) Offset 0xFE0 31 30 24 23 28 26 25 22 19 16 reserved Type Reset RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 PID0 reserved RO RO Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 Bit/Field Name Reset Description Type 31:8 reserved RO 0 Reserved bits return an indeterminate value, and should never be changed. 7:0 PID0 RO 0x05 Watchdog Peripheral ID Register[7:0]

Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.



October 8, 2006

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2) Offset 0xFE8

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
l		1 1	1		1		1		1	i i		1	l	i	i	i
								res	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					•		•	•						1		·
l			resei	rved								PI	D2			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/	Field	N	lame		Туре		Reset		Descrip	otion						
					71 -											
2	1:8		o nu co d		RO		0		Decer	ad hita	roturo .	on indot	ormino		anda	hould
3	1.0	le	served		кU		0					an indet	emina	le value	, and s	noula
									never b	be chan	ged.					
7	7:0	F	PID2		RO		0x18		Watchc	loa Peri	pheral	ID Reg	ister[23	:161		
		-											[=0			

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

	Offset 0xF	FFC	nerui iu	cintifica	lion 5 ()	101101	ipines)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1	1		res	erved		1			1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved	1	1				I	1	PII	D3	I	I	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
Bit/	Field	Ν	lame		Туре		Reset		Descrip	otion						
3	1:8	res	served		RO		0		Reserv never b			an indet	ermina	te value	e, and s	hould
7	' :0	F	PID3		RO		0x01		Watchc	log Per	ipheral	ID Regi	ster[31	:24]		

Watchdog Peripheral Identification 3 (WDTPeriphID3)

Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0


The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Primecell Identification 0 (WDTPCellID0) Offset 0xFF0

	Offset OX	1110														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1	i i	1		i	1 1		1	i	i	1	i	i	i	
								res	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1 1	l l	1		1	1 1			1	1	1			1	
				reser	rved							CI	D0			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
D:4/					T		Deest		Deceriu							
BIt/	Field	P	lame		Туре		Reset		Descrip	Dtion						
-							-		_							
3	1:8	res	served		RO		0					an indet	terminat	te value	e, and s	hould
									never b	be chan	ged.					
7	7:0	(CID0		RO		0x0D		Watcho	dog Prin	neCell	ID Regi	ster[7:0]		
										-		•	-	-		

Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.




Watchdog Primecell Identification 1 (WDTPCellID1)

Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Primecell Identification 2 (WDTPCellID2)



Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

	Offset 0xF	FFC														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1		1 1			1		1				1
I								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I		1	1	1 1			1	1	1	1	1	1	
				rese	rved							CI	D3			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Dit	(F : - 1 - 1		1		T		Deset		Deces							
BIt/	Field	N	lame		Туре		Reset		Descri	ption						
-							-		_							
3	1:8	res	served		RO		0			/ed bits		an indet	termina	te value	e, and s	hould
									never l	be chan	ged.					
7	7:0	(CID3		RO		0xB1		Watch	dog Prin	neCell	ID Regi	ster[31:	:24]		
										-		-				

Watchdog Primecell Identification 3 (WDTPCellID3)

11 Universal Asynchronous Receivers/Transmitters (UARTs)


The Universal Asynchronous Receivers/Transmitters (UARTs) provide fully programmable, 16C550-type serial interface characteristics. The LM3S801 controller is equipped with two UART modules.

Each UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 460.8 Kbps
- Standard asynchronous communication bits for start, stop and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation

11.1 Block Diagram

Figure 11-1. UART Module Block Diagram



11.2 Functional Description

The Stellaris UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (UARTCTL) register (see page 219). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in UARTCTL. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.


11.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data

bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 11-2 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 11-2. UART Character Frame



11.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 215) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 216). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.):

BRD = BRDI + BRDF = SysClk / (16 * Baud Rate)

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 217), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- **UARTIBRD** write and **UARTLCRH** write
- UARTFBRD write and UARTLCRH write

11.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 213) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the U0Rx or U1Rx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 203).

The start bit is valid if U0Rx or U1Rx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 211). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if U0Rx or U1Rx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

11.2.4 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 209). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 217).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 213) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 220). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, 1/4, 1/2, 3/4 and 7/8. For example, if the 1/4 option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the 1/2 mark.

11.2.5 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error
- Parity Error
- Framing Error

- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 224).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM)** register (see page 221) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 223).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 225).

11.2.6 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 219). In loopback mode, data transmitted on U0Tx is received on the U0Rx input, and data transmitted on U1Tx is received on the U1Rx input.

11.3 Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the UART0 or UART1 bits in the **RCGC1** register.

This section discusses the steps that are required for using a UART module. For this example, the system clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 204, the BRD can be calculated:

BRD = 20,000,000 / (16 * 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 215) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 216) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the **UARTCTL** register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.

- 3. Write the fractional portion of the BRD to the **UARTFBRD** register.
- 4. Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

11.4 Register Map

Table 11-1 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000C000
- UART1: 0x4000D000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 219) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 11-1. UART Register Map

Offset	Name	Reset	Туре	Description	See page
0x000	UARTDR	0x00000000	R/W	Data	209
0x004	UARTRSR	0x00000000	R/W	Receive Status (read)	211
	UARTECR			Error Clear (write)	
0x018	UARTFR	0x00000090	RO	Flag Register (read only)	213
0x024	UARTIBRD	0x00000000	R/W	Integer Baud-Rate Divisor	215
0x028	UARTFBRD	0x00000000	R/W	Fractional Baud-Rate Divisor	216
0x02C	UARTLCRH	0x00000000	R/W	Line Control Register, High byte	217
0x030	UARTCTL	0x00000300	R/W	Control Register	219
0x034	UARTIFLS	0x00000012	R/W	Interrupt FIFO Level Select	220
0x038	UARTIM	0x00000000	R/W	Interrupt Mask	221
0x03C	UARTRIS	0x0000000F	RO	Raw Interrupt Status	223
0x040	UARTMIS	0x00000000	RO	Masked Interrupt Status	224
0x044	UARTICR	0x00000000	W1C	Interrupt Clear	225
0xFD0	UARTPeriphID4	0x00000000	RO	Peripheral identification 4	226
0xFD4	UARTPeriphID5	0x00000000	RO	Peripheral identification 5	227
0xFD8	UARTPeriphID6	0x00000000	RO	Peripheral identification 6	228
0xFDC	UARTPeriphID7	0x00000000	RO	Peripheral identification 7	229
0xFE0	UARTPeriphID0	0x00000011	RO	Peripheral identification 0	230
0xFE4	UARTPeriphID1	0x00000000	RO	Peripheral identification 1	231
0xFE8	UARTPeriphID2	0x00000018	RO	Peripheral identification 2	232

Offset	Name	Reset	Туре	Description	See page
0xFEC	UARTPeriphID3	0x00000001	RO	Peripheral identification 3	233
0xFF0	UARTPCellID0	0x000000D	RO	PrimeCell identification 0	234
0xFF4	UARTPCellID1	0x000000F0	RO	PrimeCell identification 1	235
0xFF8	UARTPCellID2	0x00000005	RO	PrimeCell identification 2	236
0xFFC	UARTPCellID3	0x000000B1	RO	PrimeCell identification 3	237

Table 11-1. UART Register Map (Continued)

11.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

UART Data (UARTDR)

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

	Offset 0x0		/ IIII DI()															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		I	1 1		I		1	rese	rved	Ì	I	I	I	I	I	•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		res	erved		OE	BE	PE	FE		1	1	I DA	I TA	I	I			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit	t/Field		Name		Туре	Re	eset	Descri	ption									
3	31:12	I	reserved		RO		0	Reserv be cha		s return	an inde	etermina	ate valu	e, and s	should	never		
	11		OE		RO		0	UART	Overru	ın Error								
								1=Nev data lo		was rec	eived w	hen the	e FIFO \	was full	, resulti	ng in		
								0=The	re has	been no	o data l	oss due	e to a FI	FO ove	rrun.			
	10		BE		RO		0	UART	Break	Error								
								This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).										
								top of loaded the rec	the FIF I into th ceived o	e, this e O. Whe he FIFO data inp is receiv	en a bre . The no out goes	ak occu ext chai	urs, only racter is	y one 0 s only e	charac nabled	ter is after		
	9		PE		RO		0	UART	Parity	Error								
								does n	ot mat	to 1 wh ch the p register	arity de					aracter		
									D mode the FIF	e, this e O.	rror is a	ssociat	ed with	the cha	aracter	at the		

Bit/Field	Name	Туре	Reset	Description
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

t4U.com

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The UARTRSR/UARTECR register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

UART Receive Status (UARTRSR): Read Offset 0x004

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				I				rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved												OE	BE	PE	FE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0

UART Error Clear (UARTECR): Write

Offset 0x004

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Туре	WO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved	ľ						DA	TA			
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0

Bit/Field Name Type Reset Description

Read-Only Receive Status (UARTRSR) Register

31:4	reserved	RO	0
3	OE	RO	0

Reserved bits return an indeterminate value, and should never be changed. The **UARTRSR** register cannot be written.

UART Overrun Error

When this bit is set to 1, data is received and the FIFO is already full. This bit is cleared to 0 by a write to **UARTECR**.

The FIFO contents remain valid since no further data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must now read the data in order to empty the FIFO.

Bit/Field	Name	Туре	Reset	Description
2	BE	RO	0	UART Break Error
				This bit is set to 1 when a break condition is detected, indicating that the received data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).
				This bit is cleared to 0 by a write to UARTECR .
				In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received.
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				This bit is cleared to 0 by a write to UARTECR .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to UARTECR .
				In FIFO mode, this error is associated with the character at the top of the FIFO.
Write-Only E	rror Clear (UAF	RTECR) Reg	jister	
31:8	reserved	WO	0	Reserved bits return an indeterminate value, and should never be changed.
7:0	DATA	WO	0	A write to this register of any data clears the framing, parity,

break and overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	, I						1	rese	rved		1	•	1	1		
/pe eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		reserved			1	1	TXFE	RXFF	TXFF	RXFE	BUSY		reserved	
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
3	81:8	re	eserveo	ł	RO		0	Reser be cha		return	an inde	termina	ate valu	e, and	should n	evei
	7		TXFE		RO		1	UART	Transm	nit FIFC	Empty					
									eaning LCRH r			nds on	the stat	e of the	e FEN bit	in tł
									FIFO is o g registe			s 0), thi	is bit is :	set wh	en the tra	nsn
									FIFO is sempty		d (fen i	s 1), thi	s bit is :	set wh	en the tra	nsn
	6		RXFF		RO		0	UART	Receiv	e FIFO	Full					
									eaning LCRH r			nds on	the stat	e of the	e FEN bit	in th
									FIFO is er is full.		d, this t	oit is se	t when	the rec	eive holo	ding
								If the F full.	FIFO is	enable	d, this b	it is set	when t	the rec	eive FIF0) is
	5		TXFF		RO		0	UART	Transm	nit FIFC	Full					
									eaning LCRH r			nds on	the stat	e of the	e FEN bit	in th
									FIFO is er is full.		d, this t	oit is se	t when	the tra	nsmit hol	ding
								If the F	FIFO is	enable	d, this b	it is set	when t	he trar	nsmit FIF	O is

213

Bit/Field	Name	Туре	Reset	Description
4	RXFE	RO	1	UART Receive FIFO Empty
				The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.
				If the FIFO is disabled, this bit is set when the receive holding register is empty.
				If the FIFO is enabled, this bit is set when the receive FIFO is empty.
3	BUSY	RO	0	UART Busy
				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
0.0	record	PO	0	Deserved hits return an indeterminate value, and should never

2:0 reserved RO 0 Reserved bits return an indeterminate value, and should never be changed.

t4U.com

Register 4: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD**=0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 204 for configuration details.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1 1		1			rese	rved				I	I	I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•				1			DIV	'INT			•	1	1	1	'
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bi	t/Field		Name		Туре	Re	eset	Descri	ption							
3	31:16	r	eserved		RO		0		ved bits anged.	return	an inde	termina	ate valu	e, and s	should i	never
	15:0		DIVINT		R/W	0x0	0000	Intege	r Baud-	Rate Di	visor					

UART Integer Baud-Rate Divisor Offset 0x024

Register 5: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 204 for configuration details.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	i i		i i		i	1	i i	1		i	1		i	i I
							rese	rved							
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	гт		1 1				I I			I			I	
				reser	rved							DIVE	RAC		
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
/Field		Name		Type	Re	eset	Descri	ption							
31.6	r	eserved		RO		0	Reserv	ved hits	return	an inde	termina	ate valu	e and o	should	never
51.0	·	0001700		NO		0			lotann				o, and t	Should	
5:0		IVFRAC		R/W	0.	<00	Eno atia			D: .:					
	RO 0 15 RO 0 t/Field 31:6	RO RO 0 0 15 14 RO RO 0 0 t/Field 31:6 r	RO RO RO RO O <td>RO RO RO<</td> <td>RO RO RO<</td> <td>RO RO RO<</td> <td>RO RO RO<</td> <td>RO RO RO<</td> <td>RO RO RO<</td> <td>RO RO REserved Bits return to be changed.</td> <td>RO RO <th< td=""><td>RO RO RO<</td><td>RO RO <th< td=""><td>RO RO RO<</td><td>RO RO RO<</td></th<></td></th<></td>	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO REserved Bits return to be changed.	RO RO <th< td=""><td>RO RO RO<</td><td>RO RO <th< td=""><td>RO RO RO<</td><td>RO RO RO<</td></th<></td></th<>	RO RO<	RO RO <th< td=""><td>RO RO RO<</td><td>RO RO RO<</td></th<>	RO RO<	RO RO<

UART Fractional Baud-Rate Divisor (UARTFBRD) Offset 0x028 m

Register 6: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

31 27 26 25 24 23 20 19 16 reserved RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Type Reset 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 SPS WLEN FEN STP2 EPS PEN BRK reserved RO R/W R/W R/W R/W R/W R/W R/W Type RO RO RO RO RO RO RO R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Description Туре Reset 31:8 reserved RO 0 Reserved bits return an indeterminate value, and should never be changed. 7 SPS R/W 0 **UART Stick Parity Select** When bits 1, 2 and 7 of UARTLCRH are set, the parity bit is transmitted and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1. When this bit is cleared, stick parity is disabled. 0 6:5 WLEN R/W UART Word Length The bits indicate the number of data bits transmitted or received in a frame as follows: 0x3: 8 bits 0x2: 7 bits 0x1:6 bits 0x0: 5 bits (default) **UART Enable FIFOs** FEN R/W 0 4 If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode). When cleared to 0, FIFOs are disabled (Character mode). The FIFOs become 1-byte-deep holding registers. 3 STP2 R/W 0 UART Two Stop Bits Select If this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received.

UART Line Control (UARTLCRH)

Offset 0x02C

Bit/Field	Name	Туре	Reset	Description
2	EPS	R/W	0	UART Even Parity Select
				If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
1	PEN	R/W	0	UART Parity Enable
				If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0.

t4U.com

Register 7: UART Control (UARTCTL), offset 0x030

UART Control (UARTCR)

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

	Offset 0x0	30	、	,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1		1	1	1	rese	rved		1	1				1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reser	ved			RXE	TXE	LBE			re	served			UARTEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
3	 31:10 reserved RO 0 Reserved bits return an indeterminate value, and should never be changed. 9 RXE R/W 1 UART Receive Enable If this bit is set to 1, the receive section of the UART is enabled. 															never
	v															
								When	the UA	RT is d	isabled	eive sect I in the n acter bef	niddle o	of a rece		nabled.
	8		TXE		R/W		1	UART	Transm	nit Enat	ole					
								When	the UA	RT is d	isabled	smit sec I in the n acter bef	niddle o	of a tran		
	7		LBE		R/W		0	UART	Loop B	ack En	able					
								If this I	oit is se	t to 1, t	he UnI	x path i	s fed th	nrough t	he UnF	ex path.
	6:1	r	eserved		RO		0	Reserv be cha		return	an ind	etermina	ate valu	ie, and s	should	never
	0	L	JARTEN	l	R/W		0	UART	Enable							
								disable	ed in the	e middl	e of tra	RT is en Insmissio stoppin	on or re			

October 8, 2006

Register 8: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							'	rese	rved		'	'	•		'	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'				reser	rved	•	•				RXIFLSE	EL		TXIFLSE	EL
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 1	R/W 0
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
3	31:6	re	eserved		RO		0	Reserv be cha		return	an inde	etermina	ate valu	e, and	should i	never
	5:3	R	XIFLSE	L	R/W	0	X2	UART	Receiv	e Interr	upt FIF	O Leve	l Select			
								The tri	gger po	oints for	the rec	ceive int	errupt a	are as f	ollows:	
								000: R	X FIFO	≥ 1/8 f	ull					
								001: R	X FIFO) ≥ 1/4 f	ull					
								010: R	X FIFO) ≥ 1/2 f	ull (def	ault)				
								011: R	X FIFO	≥ 3/4 f	ull					
								100: R	X FIFO) ≥ 7/8 f	ull					
								101-11	1: Rese	erved						
	2:0	ТХ	KIFLSE	L	R/W	0	X2	UART	Transm	nit Interi	rupt FIF	O Leve	el Selec	t		
								The tri	gger po	oints for	the tra	nsmit in	iterrupt	are as	follows:	
								000: T	X FIFO	≤ 1/8 f	ull					
								001: T	X FIFO	≤ 1/4 f	ull					
								010: T	X FIFO	≤ 1/2 ft	ull (defa	ault)				
								011: T	X FIFO	≤ 3/4 fu	IIL					
								100: T	X FIFO	≤ 7/8 f	ull					
								101-11	1: Rese	erved						

UART Interrupt FIFO Level Select (UARTIFLS)

Offset 0x034

Register 9: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

(Offset 0x0	38														
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					•			rese	rved		•					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[reserved		i	OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM		reserv	ved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0
Bit	/Field		Name		Туре	Re	eset	Descri	ption							
3	1:11	r	eserved		RO		0	Reserv be cha		return	an inde	termina	te valu	e, and s	should r	never
	10		OEIM		R/W		0	UART	Overru	n Error	Interru	ot Mask				
								On a r	ead, the	e currer	nt mask	for the	оеім іі	nterrupt	is retu	rned.
								Setting contro	-	t to 1 pr	romotes	s the OE	IM inte	rrupt to	the inte	errupt
	9		BEIM		R/W		0	UART	Break I	Error In	terrupt	Mask				
								On a r	ead, the	e currer	nt mask	for the	веім і	nterrupt	is retu	rned.
								Setting contro	-	t to 1 pr	romotes	s the BE	IM inte	rrupt to	the inte	errupt
	8		PEIM		R/W		0	UART	Parity I	Error Int	terrupt	Mask				
								On a r	ead, the	e currer	nt mask	for the	PEIM İI	nterrupt	is retu	rned.
								Setting contro	-	t to 1 pr	romotes	s the PE	IM inte	rrupt to	the inte	errupt
	7		FEIM		R/W		0	UART	Framin	g Error	Interru	pt Mask				
								On a r	ead, the	e currer	nt mask	for the	FEIM İI	nterrupt	is retu	med.
								Setting contro	-	t to 1 pr	romotes	s the FE	IM inte	rrupt to	the inte	errupt
	6		RTIM		R/W		0	UART	Receiv	e Time-	-Out Int	errupt N	lask			
								On a r	ead, the	e currer	nt mask	for the	RTIM İI	nterrupt	is retu	med.
								Setting contro	-	t to 1 pr	romotes	s the RT	IM inte	rrupt to	the inte	errupt

UART Interrupt Mask (UARTIM)

Bit/Field	Name	Туре	Reset	Description
5	TXIM	R/W	0	UART Transmit Interrupt Mask
				On a read, the current mask for the TXIM interrupt is returned.
				Setting this bit to 1 promotes the $\ensuremath{\mathtt{TXIM}}$ interrupt to the interrupt controller.
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the RXIM interrupt is returned.
				Setting this bit to 1 promotes the RXIM interrupt to the interrupt controller.
3:0	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.

t4U.com

Register 10: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

		1			, ,										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
'							rese	rved					1	1	'
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
														1	0
		т т		1								-	1	served	1
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
t/Field		Name		Туре	Re	eset	Descri	ption							
						•		-							
31:11		reserved		RO		0			return	an inde	etermina	te valu	le, and	should	Inever
10	OERIS RO 0 UART Overrun Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.														
10	·														
	Gives the raw interrupt state (prior to masking) of this interrupt.														
9															
							Gives	the raw	interru	pt state	(prior to	o masl	king) of	this in	terrupt.
8		PERIS		RO		0	UART	Parity I	Error Ra	aw Inter	rrupt Sta	itus			
								-			-		king) of	this in	terrupt.
7		EEDIO		BO		0				-					·
1		FERIS		RU		0			-		-			this in	orrupt
							Gives	lite taw	menu	pi siale		Jillasi	king) oi	1115 111	lenupi.
6		RTRIS		RO		0									
							Gives	the raw	interru	pt state	(prior to	o masl	king) of	this in	terrupt.
5		TXRIS		RO		0	UART	Transm	nit Raw	Interru	ot Status	6			
							Gives	the raw	interru	pt state	(prior to	o masl	king) of	this in	terrupt.
4		RXRIS		RO		0	UART	Receiv	e Raw I	Interrur	ot Status				
•						~							kina) of	this in	terrupt
						_				-					
3:0		reserved		RO	0	xF	This re	eserved	bit is re	ead-onl	y and ha	as a re	eset val	ue of 0	xF.
	Diffset 0x0. 31 RO 0 15 RO 0 t /Field 11:11 10 9 8 7 6 5 4	Diffset 0x03C 31 30 RO 0 15 14 RO 0 0 0 15 14 14 RO 0 0 15 14 10 9 8 7 6 5 4	Offset 0x03C 29 31 30 29 RO RO RO 15 14 13 reserved RO RO 0 RO RO 0 RO RO 0 RO RO 15 14 13 reserved RO RO 0 RO RO 10 OERIS 9 BERIS 8 PERIS 6 RTRIS 5 TXRIS 4 RXRIS	31 30 29 28 RO RO RO RO RO 15 14 13 12 reserved RO RO RO 0 RO RO RO 0 RO RO RO 15 14 13 12 reserved RO RO RO 0 RO RO RO 10 OERIS 10 10 9 BERIS 10 10 10 OERIS 10 10 10 OERIS 10 10 10 FERIS 10 10	Offset 0x03C 30 29 28 27 RO RO	31 30 29 28 27 26 RO RO RO RO RO RO 0 0 15 14 13 12 11 10 reserved RO RO RO RO RO RO RO RO RO RO RO No RO RO RO RO RO RO No RO RO RO RO RO RO V/Field Name Type Re 10 OERIS RO RO RO 9 BERIS RO RO RO 6 RTRIS RO RO RO 5 TXRIS RO RO RO 4 RXRIS RO RO RO	Soffwet 0x03C 29 28 27 26 25 R0 R0	Offset 0x03C 30 29 28 27 26 25 24 R0 R0	Offset 0x03C 30 29 28 27 26 25 24 23 RO RO	Offset 0x03C 30 29 28 27 26 25 24 23 22 R0 fset 0x03C 31 30 29 28 27 26 25 24 23 22 21 R0 R0<td>Offset 0x03C 33 39 29 28 27 26 25 24 23 22 21 20 RO RO<td>Offset 0x03C 30 29 28 27 26 25 24 23 22 21 20 19 reserved reserved RO RO<td>Offset 0x03C 30 30 30 30 30 20 23 27 26 25 24 23 22 21 30 10 10 RO RO</td><td>Diffset 0x03C 30 20 28 27 26 25 24 23 23 21 20 16 17 10</td></td></td></td>	Offset 0x03C 31 30 29 28 27 26 25 24 23 22 21 R0 fset 0x03C 33 39 29 28 27 26 25 24 23 22 21 20 RO RO<td>Offset 0x03C 30 29 28 27 26 25 24 23 22 21 20 19 reserved reserved RO RO<td>Offset 0x03C 30 30 30 30 30 20 23 27 26 25 24 23 22 21 30 10 10 RO RO</td><td>Diffset 0x03C 30 20 28 27 26 25 24 23 23 21 20 16 17 10</td></td></td>	Offset 0x03C 33 39 29 28 27 26 25 24 23 22 21 20 RO fset 0x03C 30 29 28 27 26 25 24 23 22 21 20 19 reserved reserved RO RO<td>Offset 0x03C 30 30 30 30 30 20 23 27 26 25 24 23 22 21 30 10 10 RO RO</td><td>Diffset 0x03C 30 20 28 27 26 25 24 23 23 21 20 16 17 10</td></td>	Offset 0x03C 30 29 28 27 26 25 24 23 22 21 20 19 reserved reserved RO fset 0x03C 30 30 30 30 30 20 23 27 26 25 24 23 22 21 30 10 10 RO RO</td> <td>Diffset 0x03C 30 20 28 27 26 25 24 23 23 21 20 16 17 10</td>	Offset 0x03C 30 30 30 30 30 20 23 27 26 25 24 23 22 21 30 10 10 RO RO	Diffset 0x03C 30 20 28 27 26 25 24 23 23 21 20 16 17 10

UART Raw Interrupt Status (UARTRIS)

Register 11: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

(Offset 0x04	40 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1		1		1	i	rved		I			1	1	1
уре І	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS		1	reserved	
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit	t/Field		Name		Туре	Re	eset	Descri	ption							
3	31:11	I	reserved		RO	1	0	Reser be cha		return	an inde	termina	te valu	ie, and	l should	l never
	10	0 OEMIS RO 0 UART Overrun Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.														
	Gives the masked interrupt state of this interrupt.															
	9		BEMIS		RO		0	UART	Break	Error M	asked I	nterrupt	Status	6		
								Gives	the ma	sked int	errupt	state of t	this int	errupt.		
	8		PEMIS		RO		0	UART	Parity I	Error Ma	asked I	nterrupt	Status	5		
								Gives	the mas	sked int	errupt	state of t	this int	errupt.		
	7		FEMIS		RO		0	UART	Framin	g Error	Maske	d Interru	upt Sta	tus		
								Gives	the mas	sked int	errupt	state of t	this int	errupt.		
	6		RTMIS		RO		0	UART	Receiv	e Time-	Out Ma	asked In	terrupt	Status	S	
								Gives	the mas	sked int	errupt	state of t	this int	errupt.		
	5		TXMIS		RO		0	UART	Transm	nit Mask	ked Inte	errupt Sta	atus			
								Gives	the mas	sked int	errupt	state of t	this int	errupt.		
	4		RXMIS		RO		0	UART	Receiv	e Mask	ed Inte	rrupt Sta	atus			
								Gives	the mas	sked int	errupt	state of t	this int	errupt.		
	3:0	I	reserved		RO		0	Reser be cha		return	an inde	termina	te valu	ie, and	l should	l never

UART Masked Interrupt Status (UARTMIS)

m


Register 12: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

	Offset 0x04 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	i		i i		1	1	1	i .	rved	i	i	i	1	I	1	1
e et	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	·		reserved			OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC			erved	
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0
Bit	t/Field		Name		Туре	Re	eset	Descri	ption							
3	31:11	r	eserved		RO		0	Reserv be cha		return	an inde	etermina	ate valu	e, and s	should	neve
	10		OEIC		W1C		0	Overru	un Erroi	Interru	ıpt Clea	r				
									effect o ars inte		terrupt.					
	9		BEIC		W1C		0	Break	Error Ir	nterrupt	Clear					
									effect o ars inte		terrupt.					
	8		PEIC		W1C		0	Parity	Error Ir	terrupt	Clear					
									effect o ars inte		terrupt.					
	7		FEIC		W1C		0	Framir	ng Erroi	r Interru	ipt Clea	ır				
									effect o ars inte		terrupt.					
	6		RTIC		W1C		0	Receiv	/e Time	-Out In	terrupt	Clear				
									effect o ars inte		terrupt.					
	5		TXIC		W1C		0	Transr	nit Inter	rupt Cl	ear					
									effect o ars inte		terrupt.					
	4		RXIC		W1C		0	Receiv	/e Inter	rupt Cle	ear					
									effect o ars inte		terrupt.					

Register 13: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.



Register 14: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

(Offset 0xl	FD4				1	<i>,</i>									
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1	1	1		res	erved	I	1	1	1	1	1	I
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	rese	rved	1	1		I		I	1	PI	D5	1	1	I
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	Ν	lame		Туре		Reset		Descrip	otion						
3	1:8	res	served		RO		0			ved bits be chan		an indet	ermina	ite value	e, and s	should
7	' :0	I	PID5		RO		0x00		UART	Periphe	ral ID I	Register	[15:8]			

UART Peripheral Identification 5 (UARTPeriphID5) Offset 0xFD4

Register 15: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

	UART Offset 0x1		al Identi	ficatior	n 6 (UAF	RTPerip	hID6)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		i I	i i		i	i	1		1	i –	1	1	1	1	1	1
l								res	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
l		1	I I		1	1	1			1	1	1	1	1	1	
l			reser	ved								Р	ID6			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	١	Name		Туре		Reset		Descri	ption						
3	1:8	re	served		RO		0		Reserv never b			an inde	etermina	ite value	e, and s	should
7	7:0	I	PID6		RO		0x00		UART	Periphe	eral ID	Registe	r[23:16]			

October 8, 2006

Register 16: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

(Offset 0x	FDC														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1			1	1	1	res	erved	I	1	1	I	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Í		1 1			1	1				1	I	1	1	1	1	
l			rese	rved								PI	D7			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	Ν	lame		Туре		Reset		Descrip	otion						
3	1:8	res	served		RO		0		Reserv never b			an indet	termina	te valu	e, and s	should
7	7 :0	ł	PID7		RO		0x00		UART	Periphe	ral ID	Register	[31:24]			

UART Peripheral Identification 7 (UARTPeriphID7) Offset 0xFDC

Register 17: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

	Offset 0xF	1	al Identi	incation	U (UAK	I Periph	ID0)									
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		T			rese	rved		I	I			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[resei		I			1			I	PI	D0		I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1
Bit	t/Field		Name		Туре	Re	eset	Descri	ption							
;	31:8	r	eserved	l	RO		0	Reserv be cha		return	an inde	etermina	ate valu	e, and s	should I	never
	7:0		PID0		RO	0>	(11	UART	Periphe	eral ID I	Registe	er[7:0]				
								Can be periphe		oy softv	vare to	identify	the pre	sence	of this	

UART Peripheral Identification 0 (UARTPeriphID0)

Register 18: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

	Offset 0xFE4															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
l l	51	50		20	27	20	25		2.5		21	20	17	10	17	10
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1 1		1	1		1		1	1	1			1	
	reserved											PI	D1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field Name Type				Re	eset	Descri	ption									
	31:8	r	reserved			RO 0			Reserved bits return an indeterminate value, and should never be changed.							
	7:0		PID1		RO	0x00		UART Peripheral ID Register[15:8]								
								Can be used by software to identify the presence of this peripheral.								

UART Peripheral Identification 1 (UARTPeriphID1) Offset 0xFE4

Register 19: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.



Register 20: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC


The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

(Offset 0xFl	EC														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	i i		· · · ·		1	1	1	1	i	i 1		i i	i		1	1
l								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ			I I		1	1		-		I 1					1	
l			resei	ved					PID3							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit	/Field		Name		Туре		Reset	Descri	ntion							
Di		iu Name			туре	Reset Desci			puon							
	21.0				PO		0	Pocon	und hite	roturo	an inde	torming	to volu	o and	chould	novor
	01.0	s1:8 reserved			RO 0			Reserved bits return an indeterminate value, and should never								
								be changed.								
			BIBO		50				- · ·		- · · ·					
	7:0		PID3		RO		0x01	UARI	Periph	eral ID I	Registe	r[31:24	J			
								Canh	hagu a	hy cofty	vare to	identify	the nre	sonco	of this	
								Can be used by software to identify the presence of this peripheral.								

UART Peripheral Identification 3 (UARTPeriphID3) Offset 0xFEC

Register 21: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0


The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.



October 8, 2006

Register 22: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4


The **UARTPCeIIIDn** registers are hard-coded and the fields within the registers determine the reset values.



UART Primecell Identification 1 (UARTPCellID1)

Register 23: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8


The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.



October 8, 2006

Register 24: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCeIIIDn** registers are hard-coded and the fields within the registers determine the reset values.



UART Primecell Identification 3 (UARTPCelIID3) Offset 0xFFC

12 Synchronous Serial Interface (SSI)


The Stellaris Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris SSI has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

12.1 Block Diagram

Figure 12-1. SSI Module Block Diagram



12.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

12.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the 50-MHz input clock. The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale (SSICPSR)** register (see page 256). The clock is further divided by a value from 1 to 256, which is 1 + *SCR*, where *SCR* is the value programmed in the **SSI Control0 (SSICR0)** register (see page 250).

The frequency of the output clock SSIClk is defined by:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note that although the SSIClk transmit clock can theoretically be 25 MHz, the module may not be able to operate at that speed. For transmit operations, the system clock must be at least two times faster than the SSIClk. For receive operations, the system clock must be at least 12 times faster than the SSIClk.

See "Electrical Characteristics" on page 378 to view SSI timing parameters.

12.2.2 FIFO Operation

12.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 254), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

12.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

12.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 258 and page 259, respectively).

12.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIC1k) is held inactive while the SSI is idle, and SSIC1k transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIC1k is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.


For Texas Instruments synchronous serial frame format, the SSIFss pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

12.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 12-2 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.

Figure 12-2. TI Synchronous Serial Frame Format (Single Transfer)




In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIClk. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIClk after the LSB has been latched.

Figure 12-3 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.





12.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

12.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 12-4 and Figure 12-5.






Figure 12-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0





In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

12.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 12-6, which covers both single and continuous transfers.




Figure 12-6. Freescale SPI Frame Format with SPO=0 and SPH=1

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIC1k period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

12.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 12-7 and Figure 12-8.







Figure 12-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFSS master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.


In the case of a single word transmission, after all bits of the data word are transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

12.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 12-9, which covers both single and continuous transfers.





Note: Q is undefined in Figure 12-9.

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

12.2.4.7 MICROWIRE Frame Format

Figure 12-10 shows the MICROWIRE frame format, again for a single frame. Figure 12-11 shows the same format when back-to-back frames are transmitted.




Figure 12-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:


- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low


A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFss causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFss remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFss line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIClk, after the LSB of the frame has been latched into the SSI.






In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 12-12 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.

Figure 12-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements



12.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - a. For master operations, set the **SSICR1** register to 0x00000000.
 - b. For slave mode (output enabled), set the **SSICR1** register to 0x00000004.
 - c. For slave mode (output disabled), set the **SSICR1** register to 0x0000000C.
- 3. Configure the clock prescale divisor by writing the **SSICPSR** register.
- 4. Write the **SSICR0** register with the following configuration:
 - Serial clock rate (SCR)
 - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
 - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
 - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR)) ' 1x106 = 20x106 / (CPSDVSR * (1 +
SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled.
- 2. Write the SSICR1 register with a value of 0x00000000.

- 4. Write the **SSICR0** register with a value of 0x000009C7.
- 5. The SSI is then enabled by setting the SSE bit in the **SSICR1** register to 1.

12.4 Register Map

Table 12-1 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to the SSI base address of 0x40008000.

Note: The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

Table 12-1. SSI Register Map

Offset	Name	Reset	Туре	Description	See page
0x000	SSICR0	0x00000000	RW	Control 0	250
0x004	SSICR1	0x00000000	RW	Control 1	252
0x008	SSIDR	0x00000000	RW	Data	254
0x00C	SSISR	0x0000003	RO	Status	255
0x010	SSICPSR	0x00000000	RW	Clock prescale	256
0x014	SSIIM	0x00000000	RW	Interrupt mask	257
0x018	SSIRIS	0x0000008	RO	Raw interrupt status	258
0x01C	SSIMIS	0x00000000	RO	Masked interrupt status	259
0x020	SSIICR	0x00000000	W1C	Interrupt clear	260
0xFD0	SSIPeriphID4	0x00000000	RO	Peripheral identification 4	261
0xFD4	SSIPeriphID5	0x00000000	RO	Peripheral identification 5	262
0xFD8	SSIPeriphID6	0x00000000	RO	Peripheral identification 6	263
0xFDC	SSIPeriphID7	0x00000000	RO	Peripheral identification 7	264
0xFE0	SSIPeriphID0	0x00000022	RO	Peripheral identification 0	265
0xFE4	SSIPeriphID1	0x00000000	RO	Peripheral identification 1	266
0xFE8	SSIPeriphID2	0x00000018	RO	Peripheral identification 2	267
0xFEC	SSIPeriphID3	0x00000001	RO	Peripheral identification 3	268
0xFF0	SSIPCellID0	0x000000D	RO	PrimeCell identification 0	269
0xFF4	SSIPCellID1	0x000000F0	RO	PrimeCell identification 1	270
0xFF8	SSIPCellID2	0x00000005	RO	PrimeCell identification 2	271
0xFFC	SSIPCellID3	0x000000B1	RO	PrimeCell identification 3	272

12.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000

SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate and data size are configured in this register.

	SSI Con Offset 0x0		SSICR0)															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
					'	'	•	rese	erved	•	•	'			'	'		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				S	CR	1	•	1	SPH	SPO	F	RF		D	SS	'		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bi	Bit/Field Name Type Reset						Description											
31:16 reserved					RO		0		ved bits anged.	return	an inde	etermina	ate valu	e, and s	should	never		
15:8 SCR R/V				R/W		0	SSI Serial Clock Rate											
										R is use	-		the tran	smit an	d recei	ve bit		
								BR= F _{SSICLK} /(CPSDVSR * (1 + SCR))										
										SR is ar Jister, ar						ed in the		
	7		SPH		R/W		0	SSI S	erial Clo	ock Pha	se							
								This b	it is only	y applic	able to	the Fre	escale	SPI For	ormat.			
								The SPH control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge.										
								nen the SPH bit is 0, data is captured on the first clock edge nsition. If SPH is 1, data is captured on the second clock edge nsition.										
	6		SPO		R/W		0	SSI Serial Clock Polarity										
								This b	it is only	y applic	able to	the Fre	escale	SPI For	rmat.			
When the SPO bit is 0, it produces a steady state L the SSIClk pin. If SPO is 1, a steady state High va on the SSIClk pin when data is not being transfer									alue is p	w value on e is placed								

Bit/Field	Name	Туре	Reset	Description						
5:4	FRF	R/W	0	SSI Frame Format Select.						
				The FRF values	s are defined as follows:					
				FRF Value Frame Format						
				00	Freescale SPI Frame Format					
				01	Texas Instruments Synchronous Serial Frame Format					
				10	MICROWIRE Frame Format					
				11	Reserved					
3:0	DSS	R/W	0	SSI Data Size S	Select					
				The DSS value	s are defined as follows:					
				DSS Value	Data Size					
				0000-0010	Reserved					
				0011	4-bit data					
				0100	5-bit data					
				0101	6-bit data					
				0110	7-bit data					
				0111	8-bit data					
				1000	9-bit data					
				1001	10-bit data					
				1010	11-bit data					
				1011	12-bit data					
				1100	13-bit data					
				1101	14-bit data					
				1110	15-bit data					
				1111	16-bit data					

Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

	SSI Cont		SSCR1)														
	Offset 0x00)4 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	1	50		20		20	1 1			1	21	1	1	10	i	10	
_									rved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
						res	erved					,	SOD	MS	SSE	LBM	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
В	Bit/Field Name Type Reset								scriptio	n							
31:4 reserved					RO	0		Reserved bits return an indeterminate value, and should never be changed.									
3 SOD					R/W		0	SS	SSI Slave Mode Output Disable								
								This bit is relevant only in the Slave mode (MS=1). In multiple-slave systems, it is possible for the SSI master to broadcast a message to all slaves in the system while ensuring that only one slave drives data onto the serial output line. In such systems, the TXD lines from multiple slaves could be tied together. To operate in such a system, the SOD bit can be configured so that the SSI slave does not drive the SSITX pin.								l output es e SOD	
								0: 5	SSI can	drive S	SITx	output ir	n Slave	Output	mode.		
								1: 5	1: SSI must not drive the ${\tt SSITx}$ output in Slave mode.								
	2	MS			R/W		0	SS	SSI Master/Slave Select								
									This bit selects Master or Slave mode and can be modified only when SSI is disabled (SSE=0).								
								0: E	Device of	configui	red as	a maste	r.				
								1: [Device of	configu	ed as	a slave.					

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable
				Setting this bit enables SSI operation.
				0: SSI operation disabled.
				1: SSI operation enabled.
				Note: This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode
				Setting this bit enables Loopback Test mode.
				0: Normal serial port operation enabled.
				1: Output of the transmit earial shift register is connected

1: Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

SSI Data (SSIDR)

SSIDR is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITX pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

	Offset 0x0	08														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1 1	rese	rved					1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1				1 1	DA	TA					I	I	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	set 0 0 0 0			Туре		Reset	De	scriptior	٦							
	31:16 reserved RO						0		served /er be c			ndeterm	ninate v	alue, ar	nd shou	uld
	15:0 DATA R/W								I Receiv	/e/Tran	smit Da	ita				
									ead ope	eration r	reads th	ne recei	ve FIFC	D. A wri	te oper	ation

writes the transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

Register 4: SSI Status (SSISR), offset 0x00C

SSISR is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							· · ·	rese	rved						·	·
pe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	· · · ·					reserved	l I		•	'	•	BSY	RFF	RNE	TNF	TFE
rpe set	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1
Bi	t/Field		Name		Туре		Reset	De	scriptio	n						
;	31:5		reserved		RO		0			bits retu hanged		indetern	ninate v	alue, a	nd shou	uld
	4		BSY		RO		0	SS	l Busy I	Bit						
								0: \$	SSI is io	dle.						
										urrently IFO is r		nitting ar oty.	nd/or re	ceiving	a frame	e, or th
	3		RFF		RO		0	SS	l Recei	ve FIFC) Full					
								0: F	Receive	e FIFO i	s not fi	ull.				
								1: F	Receive	e FIFO i	s full.					
	2		RNE		RO		0	SS	l Receiv	ve FIFC) Not E	mpty				
								0: F	Receive	e FIFO i	s empt	у.				
								1: F	Receive	e FIFO i	s not e	mpty.				
	1		TNF		RO		1	SS	I Transı	mit FIF0	D Not F	Full				
								0: 7	Fransmi	it FIFO	is full.					
								1: 1	Fransmi	it FIFO	is not f	ull.				
	0		TFE		R0		1	SS	I Transı	mit FIF0) Emp	ty				
								0: 7	Fransmi	it FIFO	is not e	empty.				
								4.7	Fransmi			. .				

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

Offset 0x01	10														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		· · ·	1	1		· · ·			I				1		
							rese	erved							
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						1 1			I				1	I	
			reser	ved							CPSL	OVSR			
RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
t/Field		Name		Type		Reset	De	scriptio	n						
				. 7											
31:8	r	reserved	4	RO		0	Re	served	bits retu	ırn an i	ndeterm	ninate v	/alue, a	nd shoi	ıld
	-		-			Ū.							, and e, a		
									nangee						
7.0	C	2//129	R	R/\/		0	22		Presca	la Divis	or				
1.0	U	1 00 00	1	17/77		0	00		116364		01				
							Thi	s value	must b	e an ev	en num	ber fro	m 2 to 2	254, dep	pending
							on	the frec	uency	ofssic	lk. The	e LSB	always	returns	0 on
	31 RO 0 15	RO RO 0 0 15 14 RO RO 0 0 t/Field 31:8	31 30 29 R0 R0 R0 0 0 0 15 14 13 R0 R0 R0 0 0 0 15 14 13 16 Name 31:8 reserved	31 30 29 28 RO RO RO RO 0 0 0 0 15 14 13 12 reser RO RO RO 0 0 0 0 15 14 13 12 reser RO RO RO 0 0 0 0 t/Field Name 31:8 reserved	31 30 29 28 27 RO RO RO RO RO 0 0 0 0 0 15 14 13 12 11 reserved RO RO RO RO 0 0 0 0 0 15 14 13 12 11 reserved RO RO RO 0 0 0 0 15 14 13 12 11 reserved RO RO RO 31:8 reserved RO	31 30 29 28 27 26 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 reserved RO RO RO RO RO 0 0 0 0 0 0 KO RO RO RO RO RO 1/Field Name Type 31:8 reserved RO	31 30 29 28 27 26 25 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 9 reserved RO RO RO RO RO RO 0 0 0 0 0 0 0 t/Field Name Type Reset 31:8 reserved RO 0	31 30 29 28 27 26 25 24 reserved RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 reserved RO RO RO RO RO RO 0 0 0 0 0 0 0 t/Field Name Type Reset De 31:8 reserved RO 0 Re 7:0 CPSDVSR R/W 0 SS Thi	31 30 29 28 27 26 25 24 23 reserved RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 reserved RO RO RO RO RO RO RO RO 0 RO RO RO RO RO RO RO 15 14 13 12 11 10 9 8 7 reserved RO RO RO RO RO RO RO 0 0 0 0 0 0 0 31:8 reserved RO 0 SSI Clock 7:0 CPSDVSR R/W 0 SSI Clock This value	31 30 29 28 27 26 25 24 23 22 reserved RO <	31 30 29 28 27 26 25 24 23 22 21 reserved RO <	31 30 29 28 27 26 25 24 23 22 21 20 reserved RO <	31 30 29 28 27 26 25 24 23 22 21 20 19 reserved RO <	31 30 29 28 27 26 25 24 23 22 21 20 19 18 reserved RO <	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reserved R0 <

reads.

SSI Clock Prescale (SSICPSR)

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

SSI Interrupt Mask (SSIIM)

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

	Offset 0x0	14														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'				I			rese	rved		•	l	'			'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						res	erved						TXIM	RXIM	RTIM	RORIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
В	sit/Field		Name		Туре		Reset	De	scriptio	n						
	31:4		reserve	d	RO		0			bits retu changed		ndeterr	minate v	alue, ai	nd shou	ıld
	3	3 TXIM R/W 0 SSI Transmit FIFO Interrupt Mask														
								0: -	TX FIFC) half-fu	III or les	s cond	lition inte	errupt is	s maske	ed.
													lition inte	•		
	2		RXIM		R/W		0	SS	I Recei	ve FIFC) Interru	ipt Mas	sk			
								0:	RX FIF	D half-fu	ull or mo	ore con	dition in	terrupt	is mas	ked.
								1:1	RX FIF) half-fu	ull or mo	ore con	dition in	terrupt	is not r	nasked.
	1		RTIM		R/W		0	SS	I Recei	ve Time	-Out In	terrupt	Mask			
								0:	RX FIF	O time-o	out inter	rupt is	masked	ł.		
								1:	RX FIF	O time-o	out inter	rupt is	not mas	sked.		
	0		RORIM	1	R/W		0	SS	l Recei	ve Over	run Inte	errupt N	Mask			
													masked			
												-	not mas			
								1.1		Jovent		upris	normas	NGU.		

Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

	SSI Raw Offset 0x0		upt Statu	s (SSIF	RIS)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1					1 00	erved		1	1	1	i	i	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
resser	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		, ,			res	served		1 1		1	'	TXRIS	RXRIS	RTRIS	RORRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0
В	it/Field		Name		Туре		Reset	De	escriptior	1						
	31:4 reserved				RO		0		eserved I ver be c			ndeteri	minate v	alue, a	nd shou	uld
	3		TXRIS	RO		1		SI Transr dicates tl			-			ss, whe	en set.	
	2		RXRIS	ì	RO		0		SI Receiv dicates tl						ore, wh	en set.
	1		RTRIS		RO		0		SI Receiv dicates tl				•		d, wher	n set.
	0		RORRIS	S	RO		0		SI Receiv dicates tl				-		, when	set.

October 8, 2006

Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

	SSI Mas	ked Int	errupt St	atus (SS	SIMIS)											
	Offset 0x01	С														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	i i		i i	1	i		1 1	rese	rved		i	i	i I			•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		ı ı		I	rese	erved		1 1		T	I	TXMIS	RXMIS	RTMIS	RORMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Name		Туре		Reset	De	scriptior	1						
	31:4		reserved	ł	RO		0		served b /er be cl			ndeterr	ninate v	alue, ar	nd shou	ıld
	3		TXMIS		RO		0						rrupt Sta is half f		ss, whe	en set.
	2		RXMIS		RO		0						rupt Sta is half fu		ore, wh	en set.
	1		RTMIS		RO		0						Interrup out has c			n set.
	0		RORMIS	6	RO		0						nterrupt has ove		, when	set.

SSI Masked Interrupt Status (SSIMIS)

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

		-	lear (SSII	CR)												
	Offset 0x02	20														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'							rese	erved	•	'	'	•		'	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ				1 1		reserv	ved	I		I	I	I	I	RTIC	RORIC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	W1C	W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Name		Туре		Reset	De	scriptio	า						
	31:2		reserved	l	RO		0		served ver be c			ndetern	ninate v	alue, al	nd shou	ld
	1		RTIC		W1C		0	SS	I Receiv	ve Time	e-Out In	terrupt	Clear			
									No effec			•				
											-					
								1: (Clears i	nterrup	t.					
	0		RORIC		W1C		0	SS	I Receiv	ve Over	rrun Inte	errupt C	lear			
								0:1	No effec	t on int	errupt.					
											-					
								1: (Clears i	nterrup	t.					

Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

(Offset 0xF	•			~~	[·)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[l l					1 1	rese	erved							1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[reser	rved		1 1					PII	D4		I	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	Ν	lame		Туре		Reset		Descrip	otion						
3	1:8	res	served		RO		0		Reserv never b			an indet	ermina	te value	e, and s	hould
7	' :0	F	PID4		RO		0x00		SSI Pe	ripheral	ID Reg	gister[7:	0]			

SSI Peripheral Identification 4 (SSIPeriphID4) Offset 0xFD0

Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.



October 8, 2006

Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

(Offset 0xF	D8				-										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				ſ		I		res	erved	I	1	1		I	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[reser	ved	I	1 1			I	1	PII	D6	I	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	Ν	lame		Туре		Reset		Descri	otion						
3	1:8	res	served		RO		0			ved bits be chan		an indet	ermina	te value	e, and s	hould
7	7:0 PID6 RO						0x00		SSI Pe	ripheral	I ID Re	gister[23	3:16]			

SSI Peripheral Identification 6 (SSIPeriphID6) Offset 0xFD8

SSI Peripheral Identification 7 (SSIPeriphID7)

Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

(Offset 0x	FDC														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1				1	г т	rae	erved	1		1		1	1	1
L																
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		1				1	I I			1		1 1		1	1	
				rese	rved							PI	D7			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/	Field	٢	lame		Туре		Reset		Descri	ption						
3	1:8	re	served		RO		0			ved bits be chan		an indet	ermina	te value	e, and s	should
7	' :0	I	PID7		RO		0x00		SSI Pe	eripheral	ID Re	gister[31	1:24]			

October 8, 2006

Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.



SSI Peripheral Identification 0 (SSIPeriphID0)


Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.



Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.



SSI Peripheral Identification 2 (SSIPeriphID2)

Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC


The **SSIPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

	SSI Perij Offset 0xF	-	Identifica	tion 3 (S	SSIPerip	phID3)										
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1 1	1	1		1 1	rese	rved					1		I
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'			reser	ved						•	PII	D3	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bi	t/Field		Name		Туре		Reset	Des	scriptior	ı						
:	31:8 reserved RO 0								served l /er be c			ndeterm	ninate v	alue, a	nd shou	uld
	7:0		PID3		RO		0x01	SS	I Periph	eral ID	Registe	er [31:2	4]			
									n be us ipheral.	•	oftware	to iden	tify the	presen	ce of th	nis

October 8, 2006


Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.



Register 19: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4

The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.



Register 20: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8


The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.

2	SSI Prinecen Identification 2 (SSIFCeIIID2)															
(Offset 0xF	F8														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	, i		1 1		l l		1 1		1		1	1	1	1	1	1
L								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ			т т				1 1				1	1	1	1	1	1
L				reser	rved							CI	D2			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bi	t/Field		Name		Туре		Reset	De	scriptior	า						
					71 -											
	31:8	1:8 reserved RO				0	Re	Reserved bits return an indeterminate value, and sho			uld					
	0.10	1.0 10001100					Ũ		never be changed.							
								1101		nungo						
	7:0	CID2		RO	RO 0x05		SS	SSI PrimeCell ID Register [23:16]								
	1.0	.0 GID2		10		0,00 00										
								Pro	Provides software a standard cross-peripheral identification							
								sys	system.							

SSI Primecell Identification 2 (SSIPCellID2)

Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.



13 Inter-Integrated Circuit (I²C) Interface

The Inter-Integrated Circuit (I²C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDL and a serial clock line SCL).

The I^2C bus interfaces to external I^2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I^2C bus may also be used for system testing and diagnostic purposes in product development and manufacture.


The Stellaris I^2C module provides the ability to communicate to other IC devices over an I^2C bus. The I^2C bus supports devices that can both transmit and receive (write and read) data.


Devices on the I²C bus can be designated as either a master or a slave. The I²C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four I²C modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

The Stellaris I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts. The I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The I^2C slave generates interrupts when data has been sent or requested by a master.

13.1 Block Diagram






13.2 Functional Description

The I^2C module is comprised of both a master and slave function. The master and slave functions are implemented as separate peripherals. The I^2C module must be connected to bi-directional Open-Drain pads. A typical I^2C bus configuration is shown in Figure 13-2.

See "I2C Timing" on page 383 for I²C timing diagrams.



13.2.1 I²C Bus Functional Overview

The I²C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line.


13.2.1.1 Data Transfers

Both the SDA and SCL lines are bi-directional, connected to the positive supply via pull-up resistors. The bus is idle or free, when both lines are High. The output devices (pad drivers) must have an open-drain configuration. Data on the I²C bus can be transferred at rates up to 100 Kbps in Standard mode and up to 400 Kbps in Fast mode.

13.2.1.2 Data Validity

The data on the SDA line must be stable during the High period of the clock. The data line can only change when the clock SCL is in its Low state (see Figure 13-3).


Figure 13-3. Data Validity During Bit Transfer on the I²C Bus



13.2.1.3 START and STOP Conditions

The protocol of the I²C bus defines two states: START and STOP. A High-to-Low transition on the SDA line while the SCL is High is a START condition. A Low-to-High transition on the SDA line while SCL is High is defined as a STOP condition. The bus is considered busy after a START condition. The bus is considered free after a STOP condition. See Figure 13-4.

Figure 13-4. START and STOP Conditions



13.2.1.4 Byte Format

Every byte put out on the SDA line must be 8-bits long. The number of bytes per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

13.2.1.5 Acknowledge

Data transfer with an acknowledge is obligatory. The acknowledge-related clock pulse is generated by the master. The transmitter releases the SDA line during the acknowledge clock pulse.

The receiver must pull down SDA during the acknowledge clock pulse such that it remains stable (Low) during the High period of the acknowledge clock pulse.

When a slave receiver does not acknowledge the slave address, the data line must be left in a High state by the slave. The master can then generate a STOP condition to abort the current transfer.

If the master receiver is involved in the transfer, it must signal the end of data to the slave-transmitter by not generating an acknowledge on the last byte that was clocked out of the slave. The slave-transmitter must release the SDA line to allow the master to generate the STOP or a repeated START condition.

13.2.1.6 Arbitration


A master may start a transfer only if the bus is idle. Two or more masters may generate a START condition within minimum hold time of the START condition. Arbitration takes place on the SDA line, while SCL is in the High state, in such a manner that the master transmitting a High level (while another master is transmitting a Low level) will switch off its data output stage.

Arbitration can be over several bits. Its first stage is a comparison of address bits. If both masters are trying to address the same device, arbitration continues with comparison of data bits.


13.2.1.7 Data Format with 7-Bit Address

Data transfers follow the format shown in Figure 13-5. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit (R/S bit in the **I2CMSA** register). A zero indicates a transmission (Send); a one indicates a request for data (Receive). A data transfer is always terminated by a STOP condition generated by the master. However, a master can still communicate on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within such a transfer.

Figure 13-5. Complete Data Transfer with a 7-Bit Address



The first seven bits of the first byte make up the slave address (see Figure 13-6). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) information to a selected slave. A one in this position means that the master will receive information from the slave.



13.2.1.8 I²C Master Command Sequences

Figure 13-7 through Figure 13-12 present the command sequences available for the I²C master.

Figure 13-7. Master Single SEND




Figure 13-8. Master Single RECEIVE




Figure 13-9. Master Burst SEND




Figure 13-10. Master Burst RECEIVE




Figure 13-11. Master Burst RECEIVE after Burst SEND






Figure 13-12. Master Burst SEND after Burst RECEIVE



13.2.1.9 I²C Slave Command Sequences

Figure 13-13 presents the command sequence available for the I²C slave.

Figure 13-13. Slave Command Sequence



13.2.2 Available Speed Modes

The SCL clock rate is determined by the parameters: CLK_PRD, TIMER_PRD, SCL_LP, and SCL_HP.

where:

 ${\tt CLK_PRD}$ is the system clock period

SCL_LP is the Low phase of the SCL clock (fixed at 6)

SCL HP is the High phase of the SCL clock (fixed at 4)

TIMER_PRD is the programmed value in the **I2C Master Timer Period (I2CMTPR)** register (see page 291).

The SCL clock period is calculated as follows:

SCL_PERIOD = 2*(1 + TIMER_PRD)*(SCL_LP + SCL_HP)*CLK_PRD

For example:

```
CLK_PRD = 50 ns
TIMER_PRD = 2
SCL_LP=6
SCL_HP=4
yields a SCL frequency of:
1/T = 333 Khz
```

Table 13-1 gives examples of Timer period, system clock, and speed mode (Standard or Fast).

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode	
4 Mhz	4 Mhz 0x01		-	-	
6 Mhz	6 Mhz 0x02		-	-	
12.5 Mhz	0x06	89 Kbps	0x01	312 Kbps	
16.7 Mhz	0x08	93 Kbps	0x02	278 Kbps	
20 Mhz	0x09	100 Kbps	0x02	333 Kbps	
25 Mhz	0x0C	96.2 Kbps	0x03	312 Kbps	
33Mhz	0x10	97.1 Kbps	0x04	330 Kbps	
40Mhz	0x13	100 Kbps	0x04	400 Kbps	
50Mhz	0x18	100 Kbps	0x06	357 Kbps	

Table 13-1. Examples of I²C Master Timer Period versus Speed Mode

13.3 Initialization and Configuration

The following example shows how to configure the I^2C module to send a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I²C clock by writing a value of 0x00001000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- 3. Initialize the I²C Master by writing the **I2CMCR** register with a value of 0x00000020.
- 4. Set the desired SCL clock speed of 100 Kbps by writing the **I2CMTPR** register with the correct value. The value written to the **I2CMTPR** register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

```
TPR = (System Clock / (2 * (SCL_LP + SCL_HP) * SCL_CLK)) - 1;
TPR = (20MHz / (2 * (6 + 4) * 100000)) - 1;
TPR = 9
```

Write the **I2CMTPR** register with the value of 0x0000009.

- 5. Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x00000076. This sets the slave address to 0x3B.
- 6. Place data (byte) to be sent in the data register by writing the **I2CMDR** register with the desired data.
- Initiate a single byte send of the data from Master to Slave by writing the I2CMCS register with a value of 0x00000007 (STOP, START, RUN).
- 8. Wait until the transmission completes by polling the **I2CMCS** register's BUSBSY bit until it has been cleared.

13.4 Register Map

Table 13-2 lists the I^2C registers. All addresses given are relative to the I^2C base addresses for the master and slave:

- I²C Master: 0x40020000
- I²C Slave: 0x40020800

Table 13-2.I²C Register Map


Offset	Name	Reset	Туре	Description	See page
0x000	I2CMSA	0x00000000	R/W	Master slave address	284
0x004	I2CMCS	0x00000000	R/W	Master control/status	285
0x008	I2CMDR	0x00000000	R/W	Master data	290
0x00C	I2CMTPR	0x00000001	R/W	Master timer period	291
0x010	I2CMIMR	0x00000000	R/W	Master interrupt mask	292
0x014	I2CMRIS	0x00000000	RO	Master raw interrupt status	293
0x018	I2CMMIS	0x00000000	RO	Master masked interrupt status	293
0x01C	I2CMICR	0x00000000	WO	Master interrupt clear	294
0x020	I2CMCR	0x00000000	R/W	Master configuration	295
0x000	I2CSOAR	0x00000000	R/W	Slave address	297
0x004	I2CSCSR	0x00000000	RO	Slave control/status	298
0x008	I2CSDR	0x00000000	R/W	Slave data	300
0x00C	I2CSIMR	0x00000000	R/W	Slave interrupt mask	301
0x010	I2CSRIS	0x00000000	RO	Slave raw interrupt status	302
0x014	I2CSMIS	0x00000000	RO	Slave masked interrupt status	303
0x018	I2CSICR	0x00000000	WO	Slave interrupt clear	304

13.5 Register Descriptions (I²C Master)

The remainder of this section lists and describes the I²C master registers, in numerical order by address offset. See also "Register Descriptions (I2C Slave)" on page 297.

Register 1: I²C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).



Register 2: I²C Master Control/Status (I2CMCS), offset 0x004

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I²C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits.

The START bit causes the generation of the START, or REPEATED START condition.

The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the **I2C Master Slave Address (I2CMSA)** register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the **I2CMDR** register. When the I²C module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the I²C bus controller to send an acknowledge automatically after each byte. This bit must be reset when the I²C bus controller requires no further data to be sent from the slave transmitter.

I2C Master Status (I2CMCS): Read Offset 0x004

(Offset 0x0	04														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		•		1 1		'	rese	rved		l	1	1	'		1
Гуре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	rved			BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
Гуре eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	0	0	0	0	0	0	0	0	0	Ū	0	0	0	0	0	0
]	I2C Mas	ter Cor	ntrol (I20	CMCS)	: Write											
(Offset 0x0	04														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	rved					•		
ype	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	rved						ACK	STOP	START	RUN
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO 0	WO 0	WO 0	WO 0
D :4			Nama		Turne	D .	1	Decer								
DI	/Field		Name		Туре	R	eset	Descri	puon							
Rea	d-Only	Status	s Regis	ter												
3	31:7	r	reserved RO		RO	0		Reserved bits return an indeterminate value, and should never be changed.								
								be cha	angea.							
6		BUSBSY		R	R 0		This bit specifies the state of the I ² C bus. If set, the bus is busy									
otherwise, the bus																
								and S	TOP co	onditions						
5 IDLE R 0					0	Thic h	it chooi	fice the	1 ² C and	atrollar	stata lf	cot the	oontra	llor ic		
	5		IDLE		R		0	This bit specifies the I ² C controller state. If set, the controller is idle; otherwise the controller is not idle.								
								1010, 0				13 1101 1	ale.			

Bit/Field	Name	Туре	Reset	Description
4	ARBLST	R	0	This bit specifies the result of bus arbitration. If set, the controller lost arbitration; otherwise, the controller won arbitration.
3	DATACK	R	0	This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged.
2	ADRACK	R	0	This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged.
1	ERROR	R	0	This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged, the transmit data not being acknowledged, or because the controller lost arbitration.
0	BUSY	R	0	This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status bits are not valid.
Write-Only C	Control Register			
31:7	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.

31:7	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
6-4	reserved	W	0	Write reserved.
3	ACK	W	0	When set, causes received data byte to be acknowledged automatically by the master. See field decoding in Table 13-3 on page 287.
2	STOP	W	0	When set, causes the generation of the STOP condition. See field decoding in Table 13-3.
1	START	W	0	When set, causes the generation of a START or repeated START condition. See field decoding in Table 13-3.
0	RUN	W	0	When set, allows the master to send or receive data. See field decoding in Table 13-3.

Current	I2CMSA[0]		I2CMC	Description		
State	R/S	ACK STOP START RUN		RUN	Description	
ldle	0	X ^a	0	1	1	START condition followed by SEND (master goes to the Master Transmit state).
	0	Х	1	1	1	START condition followed by a SEND and STOP condition (master remains in Idle state).
	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).
	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).
	1	1	1	1	1	Illegal.
	All other combi	nations not	listed are r	NOP.		

Table 13-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)

Current	I2CMSA[0]		I2CMC	CS[3:0]		
State	R/S	ACK	STOP	START	RUN	Description
Master Transmit	x	х	0	0	1	SEND operation (master remains in Master Transmit state).
	X	Х	1	0	0	STOP condition (master goes to Idle state).
	X	Х	1	0	1	SEND followed by STOP condition (master goes to Idle state).
	0	Х	0	1	1	Repeated START condition followed by a SEND (master remains in Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).
	1	0	1	1	1	Repeated START condition followed by a SEND and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).
	1	1	1	1	1	Illegal.
	All other combi	nations not	listed are r	non-operatio	ons.	NOP.

Table 13-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 2 of 3)

www.DataSheet4U.com

Current	I2CMSA[0]		I2CM0	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	- Description
Master Receive	Х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).
	x	Х	1	0	0	STOP condition (master goes to Idle state). ^b
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).
	Х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).
	Х	1	1	0	1	Illegal.
	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).
	0	Х	0	1	1	Repeated START condition followed by SEND (master goes to Master Transmit state).
	0	х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	All other combi	inations not	listed are r	non-operatio	ons.	NOP.


Table 13-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 3 of 3)

a. An X in a table cell indicates that applies to a bit set to 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.


Register 3: I²C Master Data (I2CMDR), offset 0x008

This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.




Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock



Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010


This register controls whether a raw interrupt is promoted to a controller interrupt.



Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.


I2C Master Raw Interrupt Status (I2CMRIS)



Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018


This register specifies whether an interrupt was signaled.

I2C Master Masked Interrupt Status (I2CMMIS)



Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.



Register 9: I²C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

	2C Mas		onfigurati	on (I2C	MCR)		,			,						•
(31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	I	т т		1	re	served	I	1	1		1 1		T
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	i	reser	ved	1	1	1	i	SFE	MFE		reserved		LPBK
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
Bi	t/Field		Nam	e	Тур	е	Rese	t I	Descripti	on						
	31:6		reserv	ed	RO)	0		Reserve never be			indeter	rminate	e value, a	and sh	ould
	5		SFE	E	R/W	/	0		² C Slave	e Funct	ion Ena	ble				
								:		de. If s	set, Slav	/e mode		e may op abled; oth		
	4		MFE	E	R/W	/	0		² C Mast	er Fund	ction En	able				
								I	Master n	node. If	set, Ma	aster mo	ode is	e may op enabled; rface cloo	otherv	vise,
	3:1		reserv	ed	RO)	0		Reserve never be			indeter	rminate	e value, a	and sh	ould
	0		LPBI	<	R/W	/	0		² C Loop	back						
								l t	normally	or in Lo e loopb	oopbacl ack cor	k mode.	If set,	the devie the devie nerwise, t	ce is p	

13.6 Register Descriptions (I²C Slave)

The remainder of this section lists and describes the I²C slave registers, in numerical order by address offset. See also "Register Descriptions (I2C Master)" on page 283.

Register 10: I²C Slave Own Address (I2CSOAR), offset 0x000

This register consists of seven address bits that identify the Stellaris I²C device on the I²C bus.

I2C Slave Own Address Register (I2CSOAR) Offset 0x000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			T		г		т т		1	I	I	1	I	I	1	
								re	served							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			i		1 1		1 1		1		I	1	1	1	1	
					reserved								OAR			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					_		_									
В	it/Field		Nam	ne	Ту	pe	Res	et	Descrip	otion						
	31:7		reserv	/ed	R	0	0		Reserv	ed bits	return a	an indet	ermina	te value	e, and s	hould
									never b	e chan	ged.					
	6:0		OAI	>	R/	\ \ /	0		I ² C Sla	vo Owr	Addro	<u> </u>				
	0.0		UAI	`	N/	vv	0		1001a		Audie	33				

This field specifies bits A6 through A0 of the slave address.

Register 11: I²C Slave Control/Status (I2CSCSR), offset 0x004


This register accesses one control bit when written, and two status bits when read.

The read-only Status register consists of two bits: the RREQ bit and the TREQ bit. The Receive Request (RREQ) bit indicates that the Stellaris I²C device has received a data byte from an I²C master. Read one data byte from the I2C Slave Data (I2CSDR) register. The Transmit Request (TREQ) bit indicates that the Stellaris I²C device is addressed as a Slave Transmitter. Write one data byte into the I2C Slave Data (I2CSDR) register.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris I^2C slave operation.

	Offset 0x	004														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1		i	i	i i	i i				i			i i	i –	1
								rese	rved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		1		I	resei	rved			I			I	TREQ	RREQ
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

I2C Slave Status Register (I2CSCSR): Read



Offset 0x004 31 30 28 26 25 24 23 22 21 19 17 16 29 20 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 7 15 14 13 12 11 9 6 Δ 2 0 DA reserved RO 0 RO 0 RO 0 Туре RO RO RO RO RO RO RO RO RO RO RO RO WO 0 Rese 0 0 0 0 0 0 0


Bit/Field	Name	Туре	Reset	Description
Read-Only Sta	atus Register			
31:2	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
1	TREQ	RO	0	This bit specifies the state of the I^2C slave with regards to outstanding transmit requests. If set, the I^2C unit has been addressed as a slave transmitter and uses clock stretching to delay the master until data has been written to the I2CSDR register. Otherwise, there is no outstanding

transmit request.

Bit/Field	Name	Туре	Reset	Description
0	RREQ	RO	0	Receive Request
				This bit specifies the status of the I^2C slave with regards to outstanding receive requests. If set, the I^2C unit has outstanding receive data from the I^2C master and uses clock stretching to delay the master until the data has been read from the I2CSDR register. Otherwise, no receive data is outstanding.
Write-Only Co	ntrol Register			
31:1	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
0	DA	WO	0	Device Active 1=Enables the I ² C slave operation.
				0=Disables the I ² C slave operation.


Register 12: I²C Slave Data (I2CSDR), offset 0x008

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.



Register 13: I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C

This register controls whether a raw interrupt is promoted to a controller interrupt.



Register 14: I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010

This register specifies whether an interrupt is pending.


I2C Slave Raw Interrupt Status (I2CSRIS)

(Offset 0x0				(
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	1		1	rese	ruod	1	1	1				
Turne						D.O.				DO			D.O.			DO
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1	1	I	1	1	1	1	i	1	1	1	1	
								reserved								RIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	it/Field		Nam	e	Тур		Rese		escript							
	31:1		reserv	ved	RC)	0			d bits re change		n indetei	rminate	value,	and sho	buld
	0		RIS	5	RC)	0	th	ie l ² C s	lave blo	ock. If s	w interru et, an ir is not p	nterrupt		to mask ding;	ing) of

Register 15: I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014


This register specifies whether an interrupt was signaled.

I2C Slave Masked Interrupt Status (I2CSMIS)



Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x018

This register clears the raw interrupt.



14 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S801 controller provides three independent integrated analog comparators that can be configured to drive an output¹ or generate an interrupt.


A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence. The interrupt generation logic is separate.

14.1 Block Diagram





^{1.}Not all comparators have the option to drive an output pin. See Table 14-1, Table 14-2 and Table 14-3 for more information.


14.2 Functional Description

Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

As shown in Figure 14-2, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.

Figure 14-2. Structure of Comparator Unit



A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in Table 14-1, Table 14-2 and Table 14-3.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin.

Important: Certain register bit values must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in Table 8-1 on page 113.

ACCNTL0		Compa	irator 0	
ASRCP	VIN-	VIN+	Output	Interrupt
00	C0-	C0+	C0o/C1+	yes
01	C0-	C0+	C0o/C1+	yes
10	C0-	Vref	C0o/C1+	yes
11	C0-	reserved	C0o/C1+	yes

Table 14-1. C	comparator 0	Operating	Modes
---------------	--------------	-----------	-------

ACCNTL1		Compa	irator 1	
ASRCP	VIN-	VIN+	Output	Interrupt
00	C1-	C0o/C1+ ^a	n/a	yes
01	C1-	C0+	n/a	yes
10	C1-	Vref	n/a	yes
11	C1-	reserved	n/a	yes

 Table 14-2.
 Comparator 1 Operating Modes

a. C0o and C1+ signals share a single pin and may only be used as one or the other.

Table 14-3.	Comparator 2 Operating Modes
-------------	------------------------------

ACCNTL2		Compa	irator 2	
ASRCP	VIN-	VIN+	Output	Interrupt
00	C2-	C2+	n/a	yes
01	C2-	C0+	n/a	yes
10	C2-	Vref	n/a	yes
11	C2-	reserved	n/a	yes

14.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 14-3. This is controlled by a single configuration register (**ACREFCTL**). Table 14-4 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.

Figure 14-3. Comparator Internal Reference Structure




Table 14-4. Internal Reference Voltage and ACREFCTL Field Values

ACREFCI	L Register	Output Reference Voltage Based on VREF Field Value
EN Bit Value	Value RNG Bit Value	Output Reference voltage based on VREF Field value
EN=0	RNG=X	0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.

ACREFCT	L Register	Output Poference Voltage Pased on VPEE Field Volue
EN Bit Value	RNG Bit Value	Output Reference Voltage Based on VREF Field Value
EN=1	RNG=0	Total resistance in ladder is 32 R.
		$V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_T}$
		$V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{32}$
		$V_{REF} = 0.825 + 0.103 \cdot VREF$
		The range of internal reference in this mode is 0.825–2.37 V.
	RNG=1	Total resistance in ladder is 24 R.
		$V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_T}$
		$V_{REF} = AV_{DD} \times \frac{(VREF)}{24}$
		$V_{REF} = 0.1375 \cdot VREF$
		The range of internal reference for this mode is 0.0–2.0625 V.

Table 14-4. Internal Reference Voltage and ACREFCTL Field Values (Continued)

14.3 Initialization and Configuration

The following example shows how to configure analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x00100000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with C0- as a GPIO input.
- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000030C.
- 4. Configure comparator 0 to use the internal voltage reference and to *not* output a value on the C00 pin by writing the **ACCTL0** register with the value of 0x0000040C.
- 5. Delay for some time.
- 6. Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

14.4 Register Map

Table 14-5 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003C000.

Offset	Name	Reset	Туре	Description	See page
0x00	ACMIS	0x00000000	RO	Interrupt status	310
0X04	ACRIS	0x00000000	RO	Raw interrupt status	311
0X08	ACINTEN	0x00000000	R/W	Interrupt enable	312
0x10	ACREFCTL	0x00000000	R/W	Reference voltage control	313
0x20	ACSTAT0	0x00000000	RO	Comparator 0 status	314
0x40	ACSTAT1	0x00000000	RO	Comparator 1 status	314
0x60	ACSTAT2	0x00000000	RO	Comparator 2 status	314
0x24	ACCTL0	0x00000000	RW	Comparator 0 control	315
0x44	ACCTL1	0x00000000	RW	Comparator 1 control	315
0x64	ACCTL2	0x00000000	RW	Comparator 2 control	315

 Table 14-5.
 Analog Comparator Register Map

14.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00

This register provides a summary of the interrupt status (masked) of the comparators.

Analog Comparator Masked Interrupt Status (ACMIS) Offset 0x000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1	1			rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							resei	rved						IN2	IN1	IN0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
2	IN2	RO	0	Comparator 2 Masked Interrupt Status Gives the masked interrupt state of this interrupt.
1	IN1	RO	0	Comparator 1 Masked Interrupt Status Gives the masked interrupt state of this interrupt.
0	IN0	RO	0	Comparator 0 Masked Interrupt Status Gives the masked interrupt state of this interrupt.

Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04

This register provides a summary of the interrupt status (raw) of the comparators.

	Analog (Offset 0x04		rator Rav	/ Interr	upt Statu	us (ACF	RIS)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	i		1 1		1	1	1	1 1		i	1	1	1			1
l								reser	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
l	1		1 1		1	1	1	1 1		1	1	1	1			
l							res	erved						IN2	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	t/Field		Name		Туре	R	eset	Descri	ption							
(31:3	r	reserved		RO		0	Reserv be cha		s return	an inde	etermin	ate valu	e, and s	should	never
	2		IN2		RO		0	When	set, ind	dicates	that an	interru	pt has be	een ger	nerated	by

IN2 RO es that an interrupt has been generated by υ vvnen s comparator 2. IN1 RO 0 When set, indicates that an interrupt has been generated by comparator 1. 0 0 When set, indicates that an interrupt has been generated by IN0 RO

comparator 0.

October 8, 2006

Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08

This register provides the interrupt enable for the comparators.

Analog Comparator Interrupt Enable (ACINTEN)

0	Offset 0x0)8														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1		1												
I								rese	rved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		I			rese	rved						IN2	IN1	IN0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
2	IN2	R/W	0	When set, enables the controller interrupt from the comparator 2 output
1	IN1	R/W	0	When set, enables the controller interrupt from the comparator 1 output.
0	IN0	R/W	0	When set, enables the controller interrupt from the comparator 0 output.

Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10

This register specifies whether the resistor ladder is powered on as well as the range and tap.

	Offset 0x01	-	ator reer	lienee	vonage c	Jointio	I (I ICIULI	(C1L)								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	· · ·						1	rese	rved	•	•	•	•		l	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1 1		т т т		EN	RNG			I	1		VR	EF	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bi	t/Field		Name		Туре		Reset	Des	cription							
3	31:10	r	eserved		RO		0			oits retun nanged.		ndeterm	inate va	alue, an	d shou	ld
	9		EN		R/W		0	on.	lf 0, the	resisto	r ladde		resistor owered J V _{DD} .		•	
													iternal r used an			
	8		RNG		R/W		0	resi	stor lad	der has	a total	•	of the rea nce of 3 4 R.			
	7:4	r	eserved		RO		0			oits retu nanged.		determ	inate va	lue, an	d shou	ld
	3:0		VREF		R/W		0	pas: corr	sed thro espond	ough an ling to tl	i analog he tap p	g multip position	esistor I lexer. T is the ii See Tal	he volta nternal	age referer	ice

for some output reference voltage examples.

Analog Comparator Reference Voltage Control (ACREFCTL) Offset 0x010

Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20

Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x40

Register 7: Analog Comparator Status 2 (ACSTAT2), offset 0x60

These registers specify the current output value of that comparator.

	Analog (Offset 0x0	-	rator Stat	us 0 (A	CSTAT0))										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I I				1	rese	rved			•	•		1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					· ·		reser	ved							OVAL	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bi	t/Field		Name		Туре		Reset	Des	cription							
:	31:2	r	eserved		RO		0		erved b er be ch			ideterm	inate va	alue, ar	nd shou	ld
	1		OVAL		RO		0		OVAL b	-	ifies the	e currer	nt outpu	t value	of the	
	0	r	eserved		RO		0		erved b er be ch			determ	inate va	alue, ar	nd shou	ld

October 8, 2006

Register 8: Analog Comparator Control 0 (ACCTL0), offset 0x24

Register 9: Analog Comparator Control 1 (ACCTL1), offset 0x44

Register 10: Analog Comparator Control 2 (ACCTL2), offset 0x64

These registers configure that comparator's input and output.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		i i		1 1		1 1	rese	rved		i	, ,		İ	i .	i
e et	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		reserved		1	А	SRCP		rese	rved	1	ISLVAL	IS	EN	CINV	reserv
e et	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0
Bit	/Field		Name		Туре		Reset	Des	cription							
3	1:11	r	eserved		RO		0		erved b er be ch			indetermi	nate va	alue, ar	nd shou	ld
1	0:9	,	ASRCP		R/W		0	VIN		nal of th		s the sound				
								AS	SRCP	Fund	ction					
									00	Pin \	/alue					
									01	Pin \	/alue c	of C0+				
									10	Inter	nal vo	ltage refe	rence			
									11	Rese	erved	-				
ł	8:5	n	eserved		RO		0		erved b er be ch			indetermi	nate va	alue, ar	nd shou	ld
	4		ISLVAL		R/W		0	gen inte	erates a rrupt is erwise,	an inter genera	rupt if ted if t	s the sen in Level s he compa s generat	Sense arator o	mode. output i	lf 0, an s Low.	
;	3:2		ISEN		R/W		0		genera			the sens ıpt. The s				
									ISEN	Fu	unction	Ì				
									00	Le	evel se	nse, see	ISLVA	L		
									01		alling e					
									10		sing e					
											0	-				

Analog Comparator Control 0 (ACCTL0)

Bit/Field	Name	Туре	Reset	Description
1	CINV	R/W	0	The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.

t4U.com

15 Pulse Width Modulator (PWM)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

The LM3S801 PWM module consists of three PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two comparators, a PWM signal generator, a dead-band generator, and an interrupt selector. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that can either be independent signals (other than being based on the same timer and therefore having the same frequency) or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.

The LM3S801 PWM module provides a great deal of flexibility. It can generate simple PWM signals, such as those required by a simple charge pump. It can also generate paired PWM signals with dead-band delays, such as those required by a half-H bridge driver. It can also generate the full six channels of gate controls required by a 3-Phase inverter bridge.

15.1 Block Diagram

Figure 15-1 provides a block diagram of a Stellaris PWM module. The LM3S801 controller contains three generator blocks (PWM0, PWM1, and PWM2) and generates six independent PWM signals or three paired PWM signals with dead-band delays inserted.




Figure 15-1. PWM Module Block Diagram

15.2 Functional Description

15.2.1 PWM Timer


The timer in each PWM generator runs in one of two modes: Count-Down mode or Count-Up/ Down mode. In Count-Down mode, the timer counts from the load value to zero, goes back to the load value, and continues counting down. In Count-Up/Down mode, the timer counts from zero up to the load value, back down to zero, back up to the load value, and so on. Generally, Count-Down The timers output three signals that are used in the PWM generation process: the direction signal (this is always Low in Count-Down mode, but alternates between Low and High in Count-Up/Down mode), a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is equal to the load value. Note that in Count-Down mode, the zero pulse is immediately followed by the load pulse.

15.2.2 PWM Comparators

There are two comparators in each PWM generator that monitor the value of the counter; when either match the counter, they output a single-clock-cycle-width High pulse. When in Count-Up/ Down mode, these comparators match both when counting up and when counting down; they are therefore qualified by the counter direction signal. These qualified pulses are used in the PWM generation process. If either comparator match value is greater than the counter load value, then that comparator never outputs a High pulse.

Figure 15-2 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Down mode. Figure 15-3 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Up/Down mode.









Figure 15-3. PWM Count-Up/Down Mode

15.2.3 PWM Signal Generator

The PWM generator takes these pulses (qualified by the direction signal), and generates two PWM signals. In Count-Down mode, there are four events that can affect the PWM signal: zero, load, match A down, and match B down. In Count-Up/Down mode, there are six events that can affect the PWM signal: zero, load, match A down, match A up, match B down, and match B up. The match A or match B events are ignored when they coincide with the zero or load events. If the match A and match B events coincide, the first signal, PWMA, is generated based only on the match A event, and the second signal, PWMB, is generated based only on the match B event.

For each event, the effect on each output PWM signal is programmable: it can be left alone (ignoring the event), it can be toggled, it can be driven Low, or it can be driven High. These actions can be used to generate a pair of PWM signals of various positions and duty cycles, which do or do not overlap. Figure 15-4 shows the use of Count-Up/Down mode to generate a pair of center-aligned, overlapped PWM signals that have different duty cycles.






In this example, the first generator is set to drive High on match A up, drive Low on match A down, and ignore the other four events. The second generator is set to drive High on match B up, drive Low on match B down, and ignore the other four events. Changing the value of comparator A changes the duty cycle of the PWMA signal, and changing the value of comparator B changes the duty cycle of the PWMB signal.

The two PWM signals produced by the PWM generator are passed to the dead-band generator. If disabled, the PWM signals simply pass through unmodified. If enabled, the second PWM signal is lost and two PWM signals are generated based on the first PWM signal. The first output PWM signal is the input signal with the rising edge delayed by a programmable amount. The second output PWM signal is the inversion of the input signal with a programmable delay added between the falling edge of the input signal and the rising edge of this new signal.

This is therefore a pair of active High signals where one is always High, except for a programmable amount of time at transitions where both are Low. These signals are therefore suitable for driving a half-H bridge, with the dead-band delays preventing shoot-through current from damaging the power electronics. Figure 15-5 shows the effect of the dead-band generator on an input PWM signal.

Figure 15-5. PWM Dead-Band Generator



15.2.5 Interrupt Selector

The PWM generator also takes the same four (or six) counter events and uses them to generate an interrupt. Any of these events or a set of these events can be selected as a source for an interrupt; when any of the selected events occur, an interrupt is generated. The selection of events allows the interrupt to occur at a specific position within the PWM signal. Note that interrupts are based on the raw events; delays in the PWM signal edges caused by the dead-band generator are not taken into account.

15.2.6 Synchronization Methods

There is a global reset capability that can synchronously reset any or all of the counters in the PWM generator. If multiple PWM generators are configured with the same counter load value, this can be used to guarantee that they also have the same count value (this does imply that the PWM generators must be configured before they are synchronized). With this, more than two PWM signals can be produced with a known relationship between the edges of those signals since the counters always have the same values.

The counter load values and comparator match values of the PWM generator can be updated in two ways. The first is immediate update mode, where a new value is used as soon as the counter reaches zero. By waiting for the counter to reach zero, a guaranteed behavior is defined, and overly short or overly long output PWM pulses are prevented.

The other update method is synchronous, where the new value is not used until a global synchronized update signal is asserted, at which point the new value is used as soon as the counter reaches zero. This second mode allows multiple items in multiple PWM generators to be updated simultaneously without odd effects during the update; everything runs from the old values until a point at which they all run from the new values. The Update mode of the load and comparator match values can be individually configured in each PWM generator block. It only makes sense to use the synchronous update mechanism across PWM generator blocks when the timers in those blocks are synchronized, though this is not required in order for this mechanism to function properly.

15.2.7 Fault Conditions

There are two external conditions that affect the PWM block; the signal input on the Fault pin and the stalling of the controller by a debugger. There are two mechanisms available to handle such conditions: the output signals can be forced into an inactive state and/or the PWM timers can be stopped.

Each output signal has a fault bit. If set, a fault input signal causes the corresponding output signal to go into the inactive state. If the inactive state is a safe condition for the signal to be in for an extended period of time, this keeps the output signal from driving the outside world in a dangerous manner during the fault condition. A fault condition can also generate a controller interrupt.

Each PWM generator can also be configured to stop counting during a stall condition. The user can select for the counters to run until they reach zero then stop, or to continue counting and reloading. A stall condition does not generate a controller interrupt.

15.2.8 Output Control Block

With each PWM generator block producing two raw PWM signals, the output control block takes care of the final conditioning of the PWM signals before they go to the pins. Via a single register, the set of PWM signals that are actually enabled to the pins can be modified; this can be used, for example, to perform commutation of a brushless DC motor with a single register write (and without modifying the individual PWM generators, which are modified by the feedback control loop). Similarly, fault control can disable any of the PWM signals as well. A final inversion can be applied to any of the PWM signals, making them active Low instead of the default active High.

15.3 Initialization and Configuration

The following example shows how to initialize the PWM Generator 0 with a 25-KHz frequency, and with a 25% duty cycle on the PWM0 pin and a 75% duty cycle on the PWM1 pin. This example assumes the system clock is 20 MHz.

- 1. Enable the PWM clock by writing a value of 0x00100000 to the **RCGC0** register in the System Control module.
- 2. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register.
- 3. Configure the **Run-Mode Clock Configuration (RCC)** register in the System Control module to use the PWM divide (USEPWMDIV) and set the divider (PWMDIV) to divide by 2 (000).
- 4. Configure the PWM generator for countdown mode with immediate updates to the parameters.
 - Write the **PWM0CTL** register with a value of 0x00000000.
 - Write the **PWM0GENA** register with a value of 0x000008C.
 - Write the **PWM0GENB** register with a value of 0x0000080C.
- 5. Set the period. For a 25-KHz frequency, the period = 1/25,000, or 40 microseconds. The PWM clock source is 10 MHz; the system clock divided by 2. This translates to 400 clock ticks per period. Use this value to set the **PWM0LOAD** register. In Count-Down mode, set the LOAD field in the **PWM0LOAD** register to the requested period minus one.
 - Write the **PWM0LOAD** register with a value of 0x0000018F.
- 6. Set the pulse width of the PWM0 pin for a 25% duty cycle.
 - Write the **PWM0CMPA** register with a value of 0x0000012B.
- 7. Set the pulse width of the PWM1 pin for a 75% duty cycle.

- 8. Start the timers in PWM generator 0.
 - Write the **PWM0CTL** register with a value of 0x0000001.
- 9. Enable PWM outputs.
 - Write the **PWMENABLE** register with a value of 0x00000003.

15.4 Register Map

Table 15-2 lists the PWM registers. The offset listed is a hexadecimal increment to the register's address, relative to the PWM base address of 0x40028000.

Table 15-1. PWM Register Map (Sheet 1 of 2)

Offset	Name	Reset	Туре	Description	See page
PWM Mo	dule Control	l	1		
0x000	PWMCTL	0x00000000	R/W	Master control of the PWM module	325
0x004	PWMSYNC	0x00000000	R/W	Counter synchronization for the PWM generators	326
0x008	PWMENABLE	0x00000000	R/W	Master enable for the PWM output pins	327
0x00C	PWMINVERT	0x00000000	R/W	Inversion control for the PWM output pins	328
0x010	PWMFAULT	0x00000000	R/W	Fault handling for the PWM output pins	329
0x014	PWMINTEN	0x00000000	R/W	Interrupt enable	330
0x018	PWMRIS	0x00000000	RO	Raw interrupt status	331
0x01C	PWMISC	0x00000000	R/W1C	Interrupt status and clear	332
0x020	PWMSTATUS	0x00000000	RO	Value of the Fault input signal	333
PWM Gei	nerator 0		1	·	
0x040	PWM0CTL	0x00000000	R/W	Master control of the PWM0 generator block	334
0x044	PWM0INTEN	0x00000000	R/W	Interrupt enable	336
0x048	PWMORIS	0x00000000	RO	Raw interrupt status	337
0x04C	PWM0ISC	0x00000000	R/W1C	Interrupt status and clear	338
0x050	PWM0LOAD	0x00000000	R/W	Load value for the counter	339
0x054	PWM0COUNT	0x00000000	RO	Current counter value	339
0x058	PWM0CMPA	0x00000000	R/W	Comparator A value	341
0x05C	PWM0CMPB	0x00000000	R/W	Comparator B value	342
0x060	PWM0GENA	0x00000000	R/W	Controls PWM generator A	343
0x064	PWM0GENB	0x00000000	R/W	Controls PWM generator B	345
0x068	PWM0DBCTL	0x00000000	R/W	Control the dead-band generator	346

Table 15-1. PWM Register Map (Sheet 2 of 2)

					See
Offset	Name	Reset	Туре	Description	page
0x06C	PWM0DBRISE	0x00000000	R/W	Dead-band rising-edge delay count	347
0x070	PWM0DBFALL	0x00000000	R/W	Dead-band falling-edge delay count	348
PWM Ger	nerator 1		1	·	I
0x080	PWM1CTL	0x00000000	R/W	Master control of the PWM1 generator block	334
0x084	PWM1INTEN	0x00000000	R/W	Interrupt enable	336
0x088	PWM1RIS	0x00000000	RO	Raw interrupt status	337
0x08C	PWM1ISC	0x00000000	R/W1C	Interrupt status and clear	338
0x090	PWM1LOAD	0x00000000	R/W	Load value for the counter	339
0x094	PWM1COUNT	0x00000000	RO	Current counter value	340
0x098	PWM1CMPA	0x00000000	R/W	Comparator A value	341
0x09C	PWM1CMPB	0x00000000	R/W	Comparator B value	342
0x0A0	PWM1GENA	0x00000000	R/W	Controls PWM generator A	343
0x0A4	PWM1GENB	0x00000000	R/W	Controls PWM generator B	345
0x0A8	PWM1DBCTL	0x00000000	R/W	Control the dead-band generator	346
0x0AC	PWM1DBRISE	0x00000000	R/W	Dead-band rising-edge delay count	347
0x0B0	PWM1DBFALL	0x00000000	R/W	Dead-band falling-edge delay count	348
PWM Ger	nerator 2		J		I
0x0C0	PWM2CTL	0x00000000	R/W	Master control of the PWM2 generator block	343
0x0C4	PWM2INTEN	0x00000000	R/W	Interrupt enable	345
0x0C8	PWM2RIS	0x00000000	RO	Raw interrupt status	345
0x0CC	PWM2ISC	0x00000000	R/W1C	Interrupt status and clear	345
0x0D0	PWM2LOAD	0x00000000	R/W	Load value for the counter	346
0x0D4	PWM2COUNT	0x00000000	RO	Current counter value	346
0x0D8	PWM2CMPA	0x00000000	R/W	Comparator A value	346
0x0DC	PWM2CMPB	0x00000000	R/W	Comparator B value	347
0x0E0	PWM2GENA	0x00000000	R/W	Controls PWM generator A	347
0x0E4	PWM2GENB	0x00000000	R/W	Controls PWM generator B	347
0x0E8	PWM2DBCTL	0x00000000	R/W	Control the dead-band generator	348
0x0EC	PWM2DBRISE	0x00000000	R/W	Dead-band rising-edge delay count	348
0x0F0	PWM2DBFALL	0x00000000	R/W	Dead-band falling-edge delay count	348

15.5 Register Descriptions

The remainder of this section lists and describes the PWM registers, in numerical order by address offset.

Register 1: PWM Master Control (PWMCTL), offset 0x000

This register provides master control over the PWM generation blocks.

1	PWM M	laster C	ontrol (I	PWMC	ΓL)											
(Offset 0x0	00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1 1		1 1		1	1	1	1		1		
l									erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							• •	reserved	' 				1	GlobalSync2	GlobalSync1	GlobalSync0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	t/Field 31:3	re	Name eservec		Type RO		Reset 0	F				n indetei	rminate	e value,	and sh	ould
	2	Glo	balSyn	c2	R/W		0	ŝ	Same as	s Globa	alSync	0 but fo	r PWN	l genera	itor 2.	
	1	Glo	balSyn	c1	R/W		0	5	Same a	s Globa	alSync	0 but fo	r PWN	1 genera	tor 1.	
	0	Glo	balSyn	c0	R/W		0	r a	compara next time automat	ator regi e the co	ister in I rrespor ears wh	PWM ge iding co ien the i	enerato unter b update	odate to or 0 to be becomes is have o	e applie s zero.	ed the This bit

October 8, 2006

Register 2: PWM Time Base Sync (PWMSYNC), offset 0x004

This register provides a method to perform synchronization of the counters in the PWM generation blocks. Writing a bit in this register to 1 causes the specified counter to reset back to 0; writing multiple bits resets multiple counters simultaneously. The bits auto-clear after the reset has occurred; reading them back as zero indicates that the synchronization has completed.

(Unset 02	X004														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1	I	1 1		1 1	res	served	1	1	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[I	I	I	1 1		reserved		1	I	I	I	1	Sync2	Sync1	Sync0
Туре	RO	RO	RO	RO	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
resser	Reset 0 0 0 0 0					0	Ū	0	0	0	0	0	0	0	0	0
Bit/Field Name Type Reset							I	Descript	on							
3	31:3		reserved	1	RO		0		Reserve never be			n indete	erminate	value,	and sh	ould
	2		Sync2		R/W		0	I	Perform	s a rese	et of the	PWM	generat	or 2 cou	unter.	
	1		Sync1		R/W		0	I	Perform	s a rese	et of the	PWM	generat	or 1 cou	unter.	
	0		Sync0		R/W		0	I	Perform	s a rese	et of the	PWM	generat	or 0 cou	unter.	

PWM Time Base Sync (PWMSYNC) Offset 0x004

Register 3: PWM Output Enable (PWMENABLE), offset 0x008

This register provides a master control of which generated PWM signals are output to device pins. By disabling a PWM output, the generation process can continue (for example when the time bases are synchronized) without driving PWM signals to the pins. When bits in this register are set, the corresponding PWM signal is passed through to the output stage, which is controlled by the **PWMINVERT** register. When bits are not set, the PWM signal is replaced by a zero value which is also passed to the output stage.

	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1		1		i i		1	1	1	1	1	1	1	1	1	1	1	1
									re	eserved							
Туре	RO		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		г т		1 rese	erved	1	1	1	1	PWM5En	PWM4En	PWM3En	PWM2En	PWM1En	PWM0En
Туре	RO	1	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field			Name		Туре	`	Rese	≤t	Descrip	otion						
	01 1010			Nume		Type	•	1,000		Dooon							
:	31:6	reserved RO 0 Reserved bits return an indeterminate value, an												, and sh	nould		
		never be changed.															
												•					
	5		P	WM5En	1	R/W		0		When s	set, allov	vs the g	enerate	ed PWN	l5 signa	al to be	passed
										to the c	device pi	in.					
	4		P	WM4En	Ì	R/W		0			set, allov		enerate	ed PWN	l4 signa	al to be	passed
										to the c	device pi	in.					
	•		_														
	3		P	WM3En	l	R/W		0			set, allov		enerate	ed PWW	13 signa	al to be	passed
										to the c	device pi	ın.					
	2		D	WM2En		R/W		0		Whon (not allow	vo tho a	onoroto		12 olana	l to bo	aaaad
	Z		Г			R/ VV		0			set, allov	-	enerale		iz signa		Jasseu
										to the c	device pi	m.					
	1		P	WM1En		R/W		0		When	set, allov	vs the a	enerate	d PWM	11 signs	al to be	nassed
			'	• • IVI I L II		1.7.00		0			device pi		chicrate		i signe		00000
	0		P	WM0En	1	R/W		0		When s	set, allov	vs the a	enerate	d PWN	l0 signa	al to be	passed
											device pi	•			0	-	1

PWM Output Enable (PWMENABLE) Offset 0x008

Offset 0x00C

0

PWM0Inv

R/W

0

Register 4: PWM Output Inversion (PWMINVERT), offset 0x00C

This register provides a master control of the polarity of the PWM signals on the device pins. The PWM signals generated by the dead-band block are active High; they can optionally be made active Low via this register. Disabled PWM channels are also passed through the output inverter (if so configured) so that inactive channels maintain the correct polarity.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1				1 1		т т	res	erved	1	1		1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reser	ved			1	1	PWM5Inv	PWM4Inv	PWM3Inv	PWM2Inv	PWM1Inv	PWM0Inv
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	t/Field		Name		Туре		Reset	[Descripti	on						
;	31:6	re	eserved		RO		0		Reserve lever be			indete	rminate	value,	and sh	ould
	5	Р	WM5Inv	V	R/W		0	V	Vhen se	t, the g	enerate	d PWN	15 signa	al is inve	erted.	
	4	Ρ	WM4Inv	V	R/W		0	V	Vhen se	t, the g	enerate	d PWN	14 signa	al is inve	erted.	
	3	Ρ	WM3Inv	V	R/W		0	V	Vhen se	t, the g	enerate	d PWN	13 signa	al is inve	erted.	
	2	Ρ	WM2Inv	V	R/W		0	V	Vhen se	t, the g	enerate	d PWN	12 signa	al is inve	erted.	
	1	Ρ	WM1In	V	R/W		0	V	Vhen se	t, the g	enerate	d PWN	11 signa	al is inve	erted.	

When set, the generated PWM0 signal is inverted.

PWM Output Inversion (PWMINVERT)

Register 5: PWM Output Fault (PWMFAULT), offset 0x010

This register controls the behavior of the PWM outputs in the presence of fault conditions. Both the fault input and debug events are considered fault conditions. On a fault condition, each PWM signal can either be passed through unmodified or driven Low. For outputs that are configured for pass-through, the debug event handling on the corresponding PWM generator also determines if the PWM signal continues to be generated.

Fault condition control happens before the output inverter, so PWM signals driven Low on fault are inverted if the channel is configured for inversion (therefore, the pin is driven High on a fault condition).

PWM Output Fault (PWMFAULT) Offset 0x010

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	1	eserved	1	1				1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[i i		1 1		reser	ved	1	1	i	i	Fault5	Fault4	Fault3	Fault2	Fault1	Fault0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	t/Field		Name		Туре		Reset	t	Descript	ion						
3	31:6	r	eserved		RO		0		Reserve never be			indete	rminate	value,	and sh	ould
	5		Fault5		R/W		0		When se conditior		WM5 o	utput si	ignal is	driven l	_ow on	a fault
	4		Fault4		R/W		0		When se		WM4 o	utput si	ignal is	driven l	_ow on	a fault
	3		Fault3		R/W		0		When se		WM3 o	utput si	ignal is	driven l	_ow on	a fault
	2		Fault2		R/W		0		When se		WM2 o	utput si	ignal is	driven l	_ow on	a fault
	1		Fault1		R/W		0		When se		WM1 o	utput si	ignal is	driven l	_ow on	a fault
	0		Fault0		R/W		0		When se		WM0 o	utput si	ignal is	driven l	_ow on	a fault

Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014

This register controls the global interrupt generation capabilities of the PWM module. The events that can cause an interrupt are the fault input and the individual interrupts from the PWM generators.

PWM Interrupt Enable (PWMINTEN)	PWM	Interrupt	Enable	(PWMINTEN)
---------------------------------	-----	-----------	--------	------------

Offset 0x014

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1 1		1 1		1 1	reserve	ed	1	I	1	1	1	1	IntFault
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
Reset	-	-	-						-		-					0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
l							reserved							IntPWM2	IntPWM1	IntPWM0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	/Field		Name		Туре		Reset		Descrip	tion						
3	1:17		reserved		RO		0			ed bits re e change		n indete	rminate	e value,	and sh	ould
	16		IntFault		R/W		0		When 1 asserte	, an inte d.	rrupt o	ccurs w	hen the	e fault in	put is	
1	15:3		reserved		RO		0			ed bits re e change		n indete	rminate	e value,	and sh	ould
	2	ļ	IntPWM2	2	R/W		0			, an inte sserts ar	-		hen the	e PWM (generat	or 2
	1	ļ	IntPWM1		R/W		0			, an inte sserts ar	-		hen the	e PWM (generat	or 1
	0	l	IntPWM0)	R/W		0			, an inte sserts ar	-		hen the	e PWM ç	generat	or 0

Register 7: PWM Raw Interrupt Status (PWMRIS), offset 0x018

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller. The fault interrupt is latched on detection; it must be cleared through the **PWM Interrupt Status and Clear (PWMISC)** register (see page 332). The PWM generator interrupts simply reflect the status of the PWM generators; they are cleared via the interrupt status register in the PWM generator blocks. Bits set to 1 indicate the events that are active; a zero bit indicates that the event in guestion is not active.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1		1 1		1 1	reserv	ed	1	I	1	1	1	1	IntFault
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1		1 1		1 1		reserved		I	T	I	1	1	IntPWM2	2IntPWM1	IntPWM0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	-	-	-		-		-		-		-	-	-		-	-
Bit	t/Field		Name		Туре		Reset		Descript	tion						
3	1:17		reserved		RO		0		Reserve never be			n indete	erminate	e value,	and sh	ould
	16		IntFault		RO		0		Indicate	s that th	e fault	input ha	as beer	n assert	ed.	
	15:3		reserved		RO		0		Reserve never be			n indete	erminate	e value,	and sh	ould
	2		IntPWM2		RO		0		Indicate interrup	s that th t.	e PWN	/I gener	ator 2 k	block is	assertir	ig its
	1		IntPWM1		RO		0		Indicate interrup	s that th t.	e PWN	/I gener	ator 1 k	block is	assertir	ig its
	0		IntPWM0		RO		0		Indicate interrup		e PWN	/I gener	ator 0 k	block is	assertir	ig its

PWM Raw Interrupt Status (PWMRIS) Offset 0x018

Register 8: PWM Interrupt Status and Clear (PWMISC), offset 0x01C


This register provides a summary of the interrupt status of the individual PWM generator blocks. A bit set to 1 indicates that the corresponding generator block is asserting an interrupt. The individual interrupt status registers in each block must be consulted to determine the reason for the interrupt, and used to clear the interrupt. For the fault interrupt, a write of 1 to that bit position clears the latched interrupt status.

	011001 0110															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1		1 1		1 1	reserv	i ed	1 1		I	İ	1	Ì	IntFault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		т т		т т		reserved		I	1		I		IntPWM2	2IntPWM	1IntPWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	t/Field		Name		Туре		Reset		Descript							
3	51:17	r	eserved		RO		0		Reserve never be			n indetei	rminate	e value,	and sh	ould
	16		IntFault		R/W1C		0		Indicate	s if the fa	ault inp	out is as	serting	an inte	rrupt.	
	15:3	r	eserved		RO		0		Reserve never be			n indete	rminate	e value,	and sh	ould
	2	lı	ntPWM2		RO		0		Indicate interrupt		PWM g	enerato	r 2 blo	ck is ass	serting	an
	1	h	ntPWM1		RO		0		Indicate interrupt		PWM g	enerato	r 1 blo	ck is ass	serting	an
	0	h	ntPWM0	1	RO		0		Indicate interrupt		PWM g	enerato	r 0 blo	ck is ass	serting	an

PWM Interrupt Status and Clear (PWMISC) Offset 0x01C

Register 9: PWM Status (PWMSTATUS), offset 0x020

This register provides the status of the Fault input signal.



Register 10: PWM0 Control (PWM0CTL), offset 0x040

Register 11: PWM1 Control (PWM1CTL), offset 0x080

Register 12: PWM2 Control (PWM2CTL), offset 0x0C0

These registers configure the PWM signal generation blocks (**PWM0CTL** controls the PWM generator 0 block, and so on). The Register Update mode, Debug mode, Counting mode, and Block Enable mode are all controlled via these registers. The blocks produce the PWM signals, which can be either two independent PWM signals (from the same counter), or a paired set of PWM signals with dead-band delays added.

The PWM0 block produces the PWM0 and PWM1 outputs, the PWM1 block produces the PWM2 and PWM3 outputs, and the PWM2 block produces the PWM4 and PWM5 outputs.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1	re	served	1	1	1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reser	ved			·		CmpBUpd	CmpAUpd	LoadUpd	Debug	Mode	Enable
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	t/Field		Name		Туре		Reset		Descript	ion						
(31:6	r	eserved		RO		0		Reserve never be			indete	rminate	value,	and she	ould
	5	С	mpBUp	þ	R/W		0		Same as	S CmpAl	Jpd but	for the	compar	ator B r	egister	
	4	С	mpAUpo	Ł	R/W		0		The Upd updates next time delayed synchror Master (to the r the co until the nous up	egister ounter is e next ti odate ha	are refle 0. If 1, me the is been	ected to updates counter request	the constant to the is 0 aft ed thro	mparate registe ter a ugh the	or the er are e PWM
	3	L	oadUpd		R/W		0		The Upd register counter the next has been (PWMC ⁻	are refle is 0. If 1 time th n reque	ected to I, updat e count sted thr	the cou es to th er is 0 a	unter the e registe after a sy	e next t er are c ynchror	ime the lelayed nous up	until odate
	2		Debug		R/W		0		The beh counter continue 1, the cc	stops ru s runni	unning v ng agaii	vhen it i n when	next rea	ches 0	, and	

PWMn Control (PWMnCTL)

Bit/Field	Name	Туре	Reset	Description
1	Mode	R/W	0	The mode for the counter. If 0, the counter counts down from the load value to 0 and then wraps back to the load value (Count-Down mode). If 1, the counter counts up from 0 to the load value, back down to 0, and then repeats (Count-Up/Down mode).
0	Enable	R/W	0	Master enable for the PWM generation block. If 0, the entire block is disabled and not clocked. If 1, the block is enabled and produces PWM signals.

Register 13: PWM0 Interrupt Enable (PWM0INTEN), offset 0x044

Register 14: PWM1 Interrupt Enable (PWM1INTEN), offset 0x084

Register 15: PWM2 Interrupt Enable (PWM2INTEN), offset 0x0C4

These registers control the interrupt generation capabilities of the PWM generators (PWM0INTEN controls the PWM generator 0 block, and so on). The events that can cause an interrupt are:

- The counter being equal to the load register
- The counter being equal to zero
- The counter being equal to the comparator A register while counting up
- The counter being equal to the comparator A register while counting down
- The counter being equal to the comparator B register while counting up
- The counter being equal to the comparator B register while counting down

Any combination of these events can generate either an interrupt.

PWMn Interrupt/Trigger Enable (PWMnINTEN)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	n	eserved	1	1	1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0 5	0	0	0	0	0
[15	14	13	12	11	10	9	*	7	6		4			1	0
Turna	PO	PO	PO	PO	RO		PO	RO	PO	BO				IntCmpAU		
Type Reset	RO 0	RO 0	RO 0	RO 0	0 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit	t/Field		Name		Reset		Туре	;	Descript	tion						
3	31:6	re	eserved		RO		0		Reserve	ed bits re	eturn an	indete	rminate	value.	and sh	ould
				erved RO 0 Reserved bits return an indeterminate value, and should never be changed.												
	5	In	tCmpBI	r	R/W		0		When 1	an inte	rrunt oc	curs w	hen the	counte	r match	es the
	0		Стры		10,00		0		compara		•					
	4	In	tCmpBl		R/W		0		When 1	on into	rrupt or		han tha	oounto	r motok	on the
	4		Спрв	J	N/ V V		0		compara							
	•			_			•									
	3	In	tCmpAI	J	R/W		0		When 1 compara		•					
															•	
	2	In	tCmpAl	J	R/W		0		When 1 compara		•					nes the
									compara		alue allo			SCOUNT	ng up.	
	1	Int	CntLoa	d	R/W		0		When 1		•	curs wl	hen the	counte	r match	nes the
									PWMnL	.UAD re	gister.					
	0	Int	tCntZer	0	R/W		0		When 1	, an inte	rrupt oc	curs wl	hen the	counte	r is 0.	

Register 16: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048

Register 17: PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088

Register 18: PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8

These registers provide the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (**PWMORIS** controls the PWM generator 0 block, and so on). Bits set to 1 indicate the latched events that have occurred; a 0 bit indicates that the event in question has not occurred.

31 30 17 16 24 23 22 21 20 18 reserved RO Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 0 reserved ntCmpBD IntCmpBU IntCmpAl tCmpAU tCntLo ntCntZer RO RO Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Type Reset Description 31:6 reserved RO 0 Reserved bits return an indeterminate value, and should never be changed. 5 IntCmpBD RO 0 Indicates that the counter has matched the comparator B value while counting down. 4 IntCmpBU RO 0 Indicates that the counter has matched the comparator B value while counting up. 3 IntCmpAD RO 0 Indicates that the counter has matched the comparator A value while counting down. 2 0 IntCmpAU RO Indicates that the counter has matched the comparator A value while counting up. IntCntLoad 0 Indicates that the counter has matched the PWMnLOAD 1 RO register. 0 0 IntCntZero RO Indicates that the counter has matched 0.

PWMn Raw Interrupt Status (PWMnRIS)

Register 19: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C

Register 20: PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C

Register 21: PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC

These registers provide the current set of interrupt sources that are asserted to the controller (**PWM0ISC** controls the PWM generator 0 block, and so on). Bits set to 1 indicate the latched events that have occurred; a 0 bit indicates that the event in question has not occurred. These are R/W1C registers; writing a 1 to a bit position clears the corresponding interrupt reason.

PWMn Interrupt Status (PWMnISC)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	, I						1	T I	eserved	1	1	1	1	1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	T				reserv	ved	1	1	1	1	IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
Bit	t/Field		Name		Туре		Rese	t	Descrip	tion						
3	31:6		reserved		RO		0			ed bits re e chang		indete	rminate	value,	and sh	ould
	5	h	ntCmpBD)	R/W1C		0			es that th hile cour			matche	d the c	ompara	tor B
	4	h	ntCmpBL	J	R/W1C		0	Indicates that the counter has m value while counting up.				matche	d the c	ompara	tor B	
	3	lı	ntCmpAD)	R/W1C		0			es that th hile cour			matche	d the c	ompara	tor A
	2	h	ntCmpAL	J	R/W1C		0			es that th hile cour			matche	d the c	ompara	tor A
	1	Ir	ntCntLoad	d	R/W1C		0		Indicate register	es that th	ie count	ter has	matche	d the P	WMnL	DAD
	0	Ir	ntCntZerc)	R/W1C		0		Indicate	es that th	ie count	ter has	matche	d 0.		


Register 22: PWM0 Load (PWM0LOAD), offset 0x050

Register 23: PWM1 Load (PWM1LOAD), offset 0x090

Register 24: PWM2 Load (PWM2LOAD), offset 0x0D0

These registers contain the load value for the PWM counter (**PWM0LOAD** controls the PWM generator 0 block, and so on). Based on the counter mode, either this value is loaded into the counter after it reaches zero, or it is the limit of up-counting after which the counter decrements back to zero. If the Load Value Update mode is immediate, this value is used the next time the counter reaches zero; if the mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 325). If this register is re-written before the actual update occurs, the previous value is never used and is lost.

PWMn Load (PWMnLOAD)



Register 25: PWM0 Counter (PWM0COUNT), offset 0x054

Register 26: PWM1 Counter (PWM1COUNT), offset 0x094

Register 27: PWM2 Counter (PWM2COUNT), offset 0x0D4

These registers contain the current value of the PWM counter (**PWM0COUNT** controls the PWM generator 0 block, and so on). When this value matches the load register, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers, see page 343 and 345) or drive an interrupt (via the **PWMnINTEN** register, see page 336). A pulse with the same capabilities is generated when this value is zero.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								re	served							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•						(Count	•	•	•				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре		Reset		Descript	tion						
3	31:16		reserved		RO		0		Reserve never be			n indet	erminate	e value	, and sh	ould
	15:0		Count		RO		0		The curi	rent val	ue of th	e coun	ter.			

PWMn Counter (PWMnCOUNT)

Register 28: PWM0 Compare A (PWM0CMPA), offset 0x058

Register 29: PWM1 Compare A (PWM1CMPA), offset 0x098

Register 30: PWM2 Compare A (PWM2CMPA), offset 0x0D8

These registers contain a value to be compared against the counter (**PWM0CMPA** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register (see page 339), then no pulse is ever output.

For comparator A, if the update mode is immediate (based on the CmpAUpd bit in the **PWMnCTL** register), then this 16-bit CompA value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 325). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'	•				· ·	res	erved	1	'	'		·	·	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO
Reset												0			0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•					Co	mpA	•		•	•	•	•	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре		Reset	[Descrip	tion						
3	31:16		reserved	l	RO		0			ed bits re e change		n indete	rminate	e value,	and sh	ould
	15:0		CompA		R/W		0	٦	The valu	ue to be	compa	red aga	ainst the	e counte	ər.	

PWMn Compare A (PWMnCMPA)

Register 31: PWM0 Compare B (PWM0CMPB), offset 0x05C

Register 32: PWM1 Compare B (PWM1CMPB), offset 0x09C

Register 33: PWM2 Compare B (PWM2CMPB), offset 0x0DC

These registers contain a value to be compared against the counter (**PWM0CMPB** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register, then no pulse is ever output.

For comparator B, if the update mode is immediate (based on the CmpBUpd bit in the **PWMnCTL** register), then this 16-bit CompB value is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 325). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'				•			rese	rved	'	'	'		•	'	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	0	0
1		14	1.5	12	i	10		8	·	1	i	1	1	-	1	<u>і</u>
								Cor	npB							
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
10000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bi	t/Field		Name		Туре		Reset	D	escript	ion						
3	31:16	r	eserved		RO		0			d bits re change		n indete	rminate	value,	and sh	ould
	15:0		CompB		R/W		0	Т	he valu	e to be	compa	red aga	ainst the	counte	er.	

PWMn Compare B (PWMnCMPB)

Register 34: PWM0 Generator A Control (PWM0GENA), offset 0x060

Register 35: PWM1 Generator A Control (PWM1GENA), offset 0x0A0

Register 36: PWM2 Generator A Control (PWM2GENA), offset 0x0E0

These registers control the generation of the PWMnA signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENA** controls the PWM generator 0 block, and so on). When the counter is running in Count-Down mode, only four of these events occur; when running in Count-Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.

The **PWM0GENA** register controls generation of the **PWM0A** signal; **PWM1GENA**, the **PWM1A** signal; and **PWM2GENA**, the **PWM2A** signal.

Each field in these registers can take on one of the values defined in Table 15-2, which defines the effect of the event on the output signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare A action is taken and the compare B action is ignored.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							т т		erved	1	1		1	1		
[
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	rved		ActCn	npBD	ActCm	рBU	ActC	mpAD	ActC	mpAU	Act	Load	Act	Zero
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	t/Field		Name		Туре		Reset	I	Descript	ion						
3	1:12	re	eserved		RO		0		Reserve			n indetei	rminate	value,	and sho	ould
								1	never be	e change	ed.					
	1.10	•					0	-	-b		4-1					
1	1:10	AC	tCmpB	D	R/W		0		The action					ter mat	cnes	
								(compara	tor B w	nile col	unting d	own.			
	0.8	٨	tCmnBl				0	-	The action	on to he	takon	when th		tor mot	choc	
	9:8 ActCmpBU R/W			0		compara							ho			
									lode bit							
									o 1.		•••••		10101 (0	se page	, 004) 10	5001
									U 1.							
	7:6	Ac	tCmpA	D	R/W		0	-	The action	on to be	taken	when th	ne coun	ter mat	ches	
							-		compara							
									1							
	5:4	Ac	tCmpA	U	R/W		0	-	The action	on to be	taken	when th	ne coun	ter mat	ches	
								(compara	tor A w	hile cou	unting u	p.Occu	rs only	when th	ne
								I	lode bit	in the F	PWMn(CTL regi	ister is	set to 1		

PWMn Generator A Control (PWMnGENA)

Bit/Field	Name	Туре	Reset	Description
3:2	ActLoad	R/W	0	The action to be taken when the counter matches the load value.
1:0	ActZero	R/W	0	The action to be taken when the counter is zero.

Table 15-2. PWM Generator Action Encodings

Value	Description
00	Do nothing.
01	Invert the output signal.
10	Set the output signal to 0.
11	Set the output signal to 1.

Register 37: PWM0 Generator B Control (PWM0GENB), offset 0x064

Register 38: PWM1 Generator B Control (PWM1GENB), offset 0x0A4

Register 39: PWM2 Generator B Control (PWM2GENB), offset 0x0E4

These registers control the generation of the PWMnB signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENB** controls the PWM generator 0 block, and so on). When the counter is running in Down mode, only four of these events occur; when running in Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.

The **PWM0GENB** register controls generation of the **PWM0B** signal; **PWM1GENB**, the **PWM1B** signal; and **PWM2GENB**, the **PWM2B** signal.

Each field in these registers can take on one of the values defined in Table 15-2 on page 344, which defines the effect of the event on the output signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare B action is taken and the compare A action is ignored.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1			1		1	re	served	1	1	1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'	reser	rved		ActCr	npBD	ActCr	npBU	ActC	mpAD	Act	CmpAU	Act	Load	Act	Zero
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	/Field		Name		Туре		Reset		Descript	ion						
3	1:12	re	eserved		RO		0		Reserve never be			n indete	rminate	e value,	and sh	ould
1	1:10	ActCmpBD R/W			0		The actic compara					iter mat	ches			
	9:8	ActCmpBU R		R/W	W 0			The action compara Mode bit to 1.	ator B w	hile co	unting u	р. Оссі	urs only	when t		
	7:6	Ac	tCmpA	D	R/W		0		The action					iter mat	ches	
	5:4	Ac	tCmpA	J	R/W		0		The action compara Mode bit	ator A w	hile co	unting u	p. Occi	urs only	when t	he
	3:2	A	ctLoad		R/W		0		The activity value.	on to be	e taken	when th	ne coun	iter mat	ches th	e load
	1:0	A	ActZero		R/W		0		The acti	on to be	e taken	when th	ne coun	iter is 0.		

PWMn Generator B Control (PWMnGENB)

Register 40: PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068

Register 41: PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8

Register 42: PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8

The **PWM0DBCTL** register controls the dead-band generator, which produces the PWM0 and PWM1 signals based on the PWM0A and PWM0B signals. When disabled, the PWM0A signal passes through to the PWM0 signal and the PWM0B signal passes through to the PWM1 signal. When enabled, the PWM0B signal is ignored; the PWM0 signal is generated by delaying the rising edge(s) of the PWM0A signal by the value in the **PWM0DBRISE** register (see page 347), and the PWM1 signal is generated by delaying the falling edge(s) of the PWM0A signal by the value in the **PWM0DBFALL** register (see page 348). In a similar manner, PWM2 and PWM3 are produced from the PWM1A and PWM1B signals, and PWM4 and PWM5 are produced from the PWM2A and PWM2B signals.

31 30 28 reserv Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 5 Δ 3 0 6 1 Enable reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO R/W RO Rese 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Type 31:1 RO 0 Reserved bits return an indeterminate value, and should reserved never be changed. 0 Enable R/W 0 When set, the dead-band generator inserts dead bands into the output signals; when clear, it simply passes the PWM signals through.


PWMn Dead-Band Control (PWMnDBCTL)

Register 43: PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C

Register 44: PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC

Register 45: PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC

The **PWM0DBRISE** register contains the number of clock ticks to delay the rising edge of the PWM0A signal when generating the PWM0 signal. If the dead-band generator is disabled through the **PWM0DBCTL** register, the **PWM0DBRISE** register is ignored. If the value of this register is larger than the width of a High pulse on the input PWM signal, the rising-edge delay consumes the entire High time of the signal, resulting in no High time on the output. Care must be taken to ensure that the input High time always exceeds the rising-edge delay. In a similar manner, PWM2 is generated from PWM1A with its rising edge delayed and PWM4 is produced from PWM2A with its rising edge delayed.



PWMn Dead-Band Rising-Edge Delay (PWMnDBRISE)

16

RO

0

0

R/W

0

RO

0

R/W

0

Register 46: PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070

Register 47: PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0

Register 48: PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0

The **PWM0DBFALL** register contains the number of clock ticks to delay the falling edge of the PWM0A signal when generating the PWM1 signal. If the dead-band generator is disabled, this register is ignored. If the value of this register is larger than the width of a Low pulse on the input PWM signal, the falling-edge delay consumes the entire Low time of the signal, resulting in no Low time on the output. Care must be taken to ensure that the input Low time always exceeds the falling-edge delay. In a similar manner, PWM3 is generated from PWM1A with its falling edge delayed and PWM5 is produced from PWM2A with its falling edge delayed.

31 30 28 25 24 23 21 20 19 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 Δ 3 2 FallDelay reserved Туре RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0

PWMn Dead-Band Falling-Edge-Delay Register (PWMnDBFALL)

Bit/Field	Name	Туре	Reset	Description
31:12	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
11:0	FallDelay	R/W	0	The number of clock ticks to delay the falling edge.

16 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, you can track the position, direction of rotation, and speed. In addition, a third channel, or index signal, can be used to reset the position counter.

The Stellaris quadrature encoder interface (QEI) module interprets the code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.


The Stellaris quadrature encoder has the following features:

- Position integrator that tracks the encoder position
- Velocity capture using built-in timer
- Interrupt generation on:
 - Index pulse
 - Velocity-timer expiration
 - Direction change
 - Quadrature error detection

16.1 Block Diagram

Figure 16-1 provides a block diagram of the QEI module.

Figure 16-1. QEI Block Diagram



16.2 Functional Description

The QEI module interprets the two-bit gray code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

The position integrator and velocity capture can be independently enabled, though the position integrator must be enabled before the velocity capture can be enabled. The two phase signals, PhA and PhB, can be swapped in software before being interpreted by the QEI module to change

the meaning of forward and backward, and to correct for miswiring of the system. Alternatively, the phase signals can be interpreted as a clock and direction signal as output by some encoders.

The QEI module supports two modes of signal operation: quadrature phase mode and clock/ direction mode. In quadrature phase mode, the encoder produces two clocks that are 90 degrees out of phase; the edge relationship is used to determine the direction of rotation. In clock/direction mode, the encoder produces a clock signal to indicate steps and a direction signal to indicate the direction of rotation. This mode is determined by the SigMode bit of the **QEI Control (QEICTL)** register (see page 353).

When the QEI module is set to use the quadrature phase mode (SigMode bit equals zero), the capture mode for the position integrator can be set to update the position counter on every edge of the PhA signal or to update on every edge of both PhA and PhB. Updating the position counter on every PhA and PhB provides more positional resolution at the cost of less range in the positional counter.

When edges on PhA lead edges on PhB, the position counter is incremented. When edges on PhB lead edges on PhA, the position counter is decremented. When a rising and falling edge pair is seen on one of the phases without any edges on the other, the direction of rotation has changed.

The positional counter is automatically reset on one of two conditions: sensing the index pulse or reaching the maximum position value. Which mode is determined by the ResMode bit of the **QEI Control (QEICTL)** register.

When ResMode is 0, the positional counter is reset when the index pulse is sensed. This limits the positional counter to the values [0:N-1], where N is the number of phase edges in a full revolution of the encoder wheel. The **QEIMAXPOS** register must be programmed with N-1 so that the reverse direction from position 0 can move the position counter to N-1. In this mode, the position register contains the absolute position of the encoder relative to the index (or home) position once an index pulse has been seen.

When ResMode is 1, the positional counter is constrained to the range [0:M], where M is the programmable maximum value. The index pulse is ignored by the positional counter in this mode.

The velocity capture has a configurable timer and a count register. It counts the number of phase edges (using the same configuration as for the position integrator) in a given time period. The edge count from the previous time period is available to the controller via the **QEISPEED** register, while the edge count for the current time period is being accumulated in the **QEICOUNT** register. As soon as the current time period is complete, the total number of edges counted in that time period is made available in the **QEISPEED** register (losing the previous value), the **QEICOUNT** is reset to 0, and counting commences on a new time period. The number of edges counted in a given time period is directly proportional to the velocity of the encoder.

Figure 16-2 shows how the Stellaris quadrature encoder converts the phase input signals into clock pulses, the direction signal, and how the velocity predivider operates (in Divide by 4 mode).




Figure 16-2. Quadrature Encoder and Velocity Predivider Operation

The period of the timer is configurable by specifying the load value for the timer in the **QEILOAD** register. When the timer reaches zero, an interrupt can be triggered, and the hardware reloads the timer with the **QEILOAD** value and continues to count down. At lower encoder speeds, a longer timer period is needed to be able to capture enough edges to have a meaningful result. At higher encoder speeds, both a shorter timer period and/or the velocity predivider can be used.

The following equation converts the velocity counter value into an rpm value:

rpm = (clock * (2 * VelDiv) * Speed * 60) ÷ (Load * ppr * edges)

where:

 ${\tt clock}$ is the controller clock rate

ppr is the number of pulses per revolution of the physical encoder

edges is 2 or 4, based on the capture mode set in the **QEICTL** register (2 for CapMode set to 0 and 4 for CapMode set to 1)

For example, consider a motor running at 600 rpm. A 2048 pulse per revolution quadrature encoder is attached to the motor, producing 8192 phase edges per revolution. With a velocity predivider of ÷1 (VelDiv set to 0)and clocking on both PhA and PhB edges, this results in 81,920 pulses per second (the motor turns 10 times per second). If the timer were clocked at 10,000 Hz, and the load value was 2,500 (¼ of a second), it would count 20,480 pulses per update. Using the above equation:

rpm = (10000 * 1 * 20480 * 60) ÷ (2500 * 2048 * 4) = 600 rpm

Now, consider that the motor is sped up to 3000 rpm. This results in 409,600 pulses per second, or 102,400 every ¼ of a second. Again, the above equation gives:

rpm = (10000 * 1 * 102400 * 60) ÷ (2500 * 2048 * 4) = 3000 rpm

Care must be taken when evaluating this equation since intermediate values may exceed the capacity of a 32-bit integer. In the above examples, the clock is 10,000 and the divider is 2,500; both could be predivided by 100 (at compile time if they are constants) and therefore be 100 and 25. In fact, if they were compile-time constants, they could also be reduced to a simple multiply by 4, cancelled by the ÷4 for the edge-count factor.

Important: Reducing constant factors at compile time is the best way to control the intermediate values of this equation, as well as reducing the processing requirement of computing this equation.

The division can be avoided by selecting a timer load value such that the divisor is a power of 2; a simple shift can therefore be done in place of the division. For encoders with a power of 2 pulses per revolution, this is a simple matter of selecting a power of 2 load value. For other encoders, a load value must be selected such that the product is very close to a power of two. For example, a 100 pulse per revolution encoder could use a load value of 82, resulting in 32,800 as the divisor, which is 0.09% above 2¹⁴; in this case a shift by 15 would be an adequate approximation of the divide in most cases. If absolute accuracy were required, the controller's divide instruction could be used.

The QEI module can produce a controller interrupt on several events: phase error, direction change, reception of the index pulse, and expiration of the velocity timer. Standard masking, raw interrupt status, interrupt status, and interrupt clear capabilities are provided.

16.3 Initialization and Configuration

The following example shows how to configure the Quadrature Encoder module to read back an absolute position:

- 1. Enable the QEI clock by writing a value of 0x00000100 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register.
- Configure the quadrature encoder to capture edges on both signals and maintain an absolute position by resetting on index pulses. Using a 1000-line encoder at four edges per line, there are 4000 pulses per revolution; therefore, set the maximum position to 3999 (0xF9F) since the count is zero-based.
 - Write the **QEICTL** register with the value of 0x0000018.
 - Write the QEIMAXPOS register with the value of 0x00000F9F.
- 4. Enable the quadrature encoder by setting bit 0 of the **QEICTL** register.
- 5. Delay for some time.
- 6. Read the encoder position by reading the **QEIPOS** register value.

16.4 Register Map

Table 16-1 lists the QEI registers. All addresses given are relative to the QEI base address of 0x4002C000.

Offset	Name	Reset	Туре	Description	See page
0x000	QEICTL	0x00000000	R/W	Configuration	353
0x004	QEISTAT	0x00000000	RO	Status	355
0x008	QEIPOS	0x00000000	R/W	Current encoder position	356
0x00C	QEIMAXPOS	0x00000000	R/W	Maximum encoder position	357
0x010	QEILOAD	0x00000000	R/W	Load value for the velocity timer	358
0x014	QEITIME	0x00000000	RO	Current value of the velocity timer	359
0x018	QEICOUNT	0x00000000	RO	Current count of encoder pulses	360
0x01C	QEISPEED	0x00000000	RO	Velocity of the quadrature encoder	361
0x020	QEIINTEN	0x00000000	R/W	Interrupt enables	362
0x024	QEIRIS	0x00000000	RO	Raw interrupt status	363
0x028	QEIISC	0x00000000	R/W1C	Interrupt status and clear	364

Table 16-1. QEI Register Map

16.5 Register Descriptions

The remainder of this section lists and describes the QEI registers, in numerical order by address offset.

Register 1: QEI Control (QEICTL), offset 0x000

This register contains the configuration of the QEI module. Separate enables are provided for the quadrature encoder and the velocity capture blocks; the quadrature encoder must be enabled in order to capture the velocity, but the velocity does not need to be captured in applications that do not need it. The phase signal interpretation, phase swap, Position Update mode, Position Reset mode, and velocity predivider are all set via this register.

C	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
ſ				1 1					1 1		i	1						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
l		reserved		STALLEN	INVI	INVB	INVA		VelDiv		VelEn	ResMode	CapMode	SigMode	Swap	Enable		
Type Reset	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
В	Bit Field	ł	Name		Туре		Reset		Descriptio	on								
	31:13	2 1/	eserve	Ч	RO		0		Reserved	l bito ro	oturo or	indoto	rminato	value	and ch	ould		
	51.10	5 10	536176	u	NO		0		never be			Indete	minale	value,		ouiu		
	4.0	· ·	TALL	N 1			0		A //			a suda a a	41		- 11			
	12	2 5	TALLE	IN	R/W		0		When se [.] Halt.	i, the C	lei stall	s when	the mic	rocontr	oller as	sens		
									When set, the input Index Pulse is inverted.									
	11	1	INVI		R/W		0		When se	t, the i	nput In	dex Pul	se is inv	/erted.				
	10 INVB			R/W		0	,	When se	t, the I	PhB inp	out is inv	verted.						
				R/W		0	,	When set, the PhA input is inverted.										
	0.0	-	VelDiv		R/W		0		A prodivi	dar of t	hainnu	t au adr	oturo pu	Jaco ha	foreb	nina		
	8:6	0	veiDiv		R/VV		0		A predivio applied to									
									set to the					_				
									Binary	Value	Pre	divider						
									00	C		÷1						
									00	1		÷2						
									01)		÷4						
									01 ⁻	1		÷8						
									10	C		÷16						
									10	1		÷32						
									11()		÷64						
									11 [.]	l	÷	-128						
	5	5	VelEn		R/W		0		When se encoder.	, enab	les cap	ture of t	he velo	city of th	ne qua	drature		

QEI Control (QEICTL) Offset 0x000

Bit Field	Name	Туре	Reset	Description
4	ResMode	R/W	0	The Reset mode for the position counter. When 0, the position counter is reset when it reaches the maximum; when 1, the position counter is reset when the index pulse is captured.
3	CapMode	R/W	0	The Capture mode defines the phase edges that are counted in the position. When 0, only the PhA edges are counted; when one, the PhA and PhB edges are counted, providing twice the positional resolution but half the range.
2	SigMode	R/W	0	When 1, the PhA and PhB signals are clock and direction; when 0, they are quadrature phase signals.
1	Swap	R/W	0	Swaps the PhA and PhB signals.
0	Enable	R/W	0	Enables the quadrature encoder module.


Register 2: QEI Status (QEISTAT), offset 0x004

This register provides status about the operation of the QEI module.

QEI Status (QEISTAT) Offset 0x004																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
[i		1 1	i	i i		1	i	1 1	1			1		1 1		
l	reserved																
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved										Direction	Error					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit Field		Name		Туре		Reset	[Description								
	31:2		reserved			RO 0			Reserved bits return an indeterminate value, and should never be changed.								
	1		Direction		RO		0		Indicates the direction the encoder is rotating.								
							(0: Forward rotation									
									1: Reverse rotation								
	0 Error RO 0								Indicates that an error was detected in the gray code sequence (that is, both signals changing at the same time).								


Register 3: QEI Position (QEIPOS), offset 0x008

This register contains the current value of the position integrator. Its value is updated by inputs on the QEI phase inputs, and can be set to a specific value by writing to it.



Register 4: QEI Maximum Position (QEIMAXPOS), offset 0x00C


This register contains the maximum value of the position integrator. When moving forward, the position register resets to zero when it increments past this register. When moving backward, the position register resets to this register when it decrements from zero.



QEI Maximum Position (QEIMAXPOS)


Register 5: QEI Timer Load (QEILOAD), offset 0x010

This register contains the load value for the velocity timer. Since this value is loaded into the timer when the clock cycle after the timer is zero, this value should be one less than the number of clocks in the desired period. So, for example, to have 2000 clocks per timer period, this register should contain 1999.



Register 6: QEI Timer (QEITIME), offset 0x014

This register contains the current value of the velocity timer. This counter does not increment when VelEn in **QEICTL** is 0.



Register 7: QEI Velocity Counter (QEICOUNT), offset 0x018


This register contains the running count of velocity pulses for the current time period. Since this is a running total, the time period to which it applies cannot be known with precision (that is, a read of this register does not necessarily correspond to the time returned by the **QEITIME** register since there is a small window of time between the two reads, during which time either value may have changed). The **QEISPEED** register should be used to determine the actual encoder velocity; this register is exposed for information purposes only. This counter does not increment when VelEn in **QEICTL** is 0.

	Offset 0x0	18														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Count													'		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Count														'	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit Field		Name Type		Reset	۵	Description									
31:0)	Count RO			0		The running total of encoder pulses during this velocity timer period.								

QEI Velocity Counter (QEICOUNT) Offset 0x018

Register 8: QEI Velocity (QEISPEED), offset 0x01C

This register contains the most recently measured velocity of the quadrature encoder. This corresponds to the number of velocity pulses counted in the previous velocity timer period. This register does not update when VelEn in **QEICTL** is 0.



Register 9: QEI Interrupt Enable (QEIINTEN), offset 0x020

This register contains enables for each of the QEI module's interrupts. An interrupt is asserted to the controller if its corresponding bit in this register is set to 1.

	QEI Int Offset 0x	-	Enable	e (QI	EIINT	EN)												
	31	30	29)	28	27	26	25	2	24	23	22	21	20	19	18	17	16
1		1	1	1		1	1	1	1		i	1	1	1	1		i	i i
										rese	rved							
Туре	RO	RO	RC)	RO	RO	RO	RO	F	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0		0	0	0	0		0	0	0	0	0	0	0	0	0
	15	14	13	3	12	11	10	9		8	7	6	5	4	3	2	1	0
- 1		1	1	1		1	1	1	1		I	T	I I	1				
							r	eserved							IntError	IntDir	IntTimer	IntIndex
Туре	RO	RO	RO)	RO	RO	RO	RO	F	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0		0	0	0	0		0	0	0	0	0	0	0	0	0
Bit Field 31:4		4	Name reserved		Type RO			Reset 0		Description Reserved bits return an indeterminate value, and should never be changed.								ould
	3 IntError		R/W			0		When 1, an interrupt occurs when a phase error is detected.										
		2	IntE	Dir		R/V	V	0		V	/hen 1,	an inte	rrupt oc	ccurs w	hen the	directio	on chan	ges.
		1	IntTir	ner		R/V	V	0			/hen 1, xpires.	an inte	rrupt oo	ccurs w	/hen the	velocit	y timer	
		0	Intino	dex		R/V	V	0			/hen 1, etected		rrupt oo	ccurs w	hen the	index p	oulse is	

October 8, 2006

Register 10: QEI Raw Interrupt Status (QEIRIS), offset 0x024

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (this is set through the **QEIINTEN** register). Bits set to 1 indicate the latched events that have occurred; a zero bit indicates that the event in question has not occurred.

	Offset 0A02															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1					res	erved	•	•	•	•		•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1 1		1 1	rese	erved		T	1	1	1	IntError	IntDir	IntTimer	IntIndex
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
I	Bit Field 31:4		Name reserved		Type RO		Reset 0		Descripti Reserve never be	d bits re change	ed.			,	and she	ould
	3		IntError IntDir		RO RO		0 0		Indicates that a phase error was detected. Indicates that the direction has changed.							
	2		IntTimer		RO		0		Indicates that the velocity timer has expired.							

QEI Raw Interrupt Status (QEIRIS) Offset 0x024

0 Indicates that the index pulse has occurred.

0

IntIndex

RO

363

QEI Interrupt Status and Clear (QEIISC)

Register 11: QEI Interrupt Status and Clear (QEIISC), offset 0x028

This register provides the current set of interrupt sources that are asserted to the controller. Bits set to 1 indicate the latched events that have occurred; a zero bit indicates that the event in question has not occurred. This is a R/W1C register; writing a 1 to a bit position clears the corresponding interrupt reason.

	Offset 0x	028														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1					1		1				1 1		1	
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved IntError IntDir IntTimer Int													IntIndex		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bit Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Reserved bits return an indeterminate value, and should never be changed.
3	IntError	R/W1C	0	Indicates that a phase error was detected.
2	IntDir	R/W1C	0	Indicates that the direction has changed.
1	IntTimer	R/W1C	0	Indicates that the velocity timer has expired.
0	IntIndex	R/W1C	0	Indicates that the index pulse has occurred.

October 8, 2006

17 Pin Diagram

Figure 17-1 shows the pin diagram and pin-to-signal-name mapping.

Figure 17-1. Pin Connection Diagram



18 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register (see page 126).

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 18-1 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 18-2 lists the signals in alphabetical order by signal name. Table 18-3 groups the signals by functionality, except for GPIOs. Table 18-4 lists the GPIO pins and their alternate functionality.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
1	PE5	I/O	TTL	GPIO port E bit 5.
	CCP5	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 5.
2	PE4	I/O	TTL	GPIO port E bit 4.
	CCP3	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 3.
3	PE3	I/O	TTL	GPIO port E bit 3.
	CCP1	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 1.
4	PE2	I/O	TTL	GPIO port E bit 2.
	CCP4	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 4.
5	RST	I	TTL	System reset input.
6	LDO	-	Power	The low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μF or greater.
7	VDD	-	Power	Positive supply for logic and I/O pins.
8	GND	-	Power	Ground reference for logic and I/O pins.
9	OSC0	I	Analog	Oscillator crystal input or an external clock reference input.
10	OSC1	0	Analog	Oscillator crystal output.
11	PC7	I/O	TTL	GPIO port C bit 7.
	C2-	I	Analog	Analog comparator 2 negative-reference input.
12	PC6	I/O	TTL	GPIO port C bit 6.
	C2+	I	Analog	Analog comparator 2 positive-reference input.
	PhB	Ι	TTL	Quadrature encoder phase B input.

 Table 18-1.
 Signals by Pin Number (Sheet 1 of 4)

Pin Number	Pin Name	Pin Type	Buffer Type	Description
13	PC5	I/O	TTL	GPIO port C bit 5.
	C0o	0	TTL	Analog comparator 0 output
	C1+	I	Analog	Analog comparator 1 positive-reference input.
14	PC4	I/O	TTL	GPIO port C bit 4.
	PhA	I	TTL	Quadrature encoder phase A input.
15	VDD	-	Power	Positive supply for logic and I/O pins.
16	GND	-	Power	Ground reference for logic and I/O pins.
17	PA0	I/O	TTL	GPIO port A bit 0.
	U0Rx	I	TTL	UART0 receive data input.
18	PA1	I/O	TTL	GPIO port A bit 1.
	U0Tx	0	TTL	UART0 transmit data output.
19	PA2	I/O	TTL	GPIO port A bit 2.
	SSICIk	I/O	TTL	SSI clock reference (input when in slave mode and output in master mode).
20	PA3	I/O	TTL	GPIO port A bit 3.
	SSIFss	I/O	TTL	SSI frame enable (input for an SSI slave device and output for an SSI master device).
21	PA4	I/O	TTL	GPIO port A bit 4.
	SSIRx	I	TTL	SSI receive data input.
22	PA5	I/O	TTL	GPIO port A bit 5.
	SSITx	0	TTL	SSI transmit data output.
23	VDD	-	Power	Positive supply for logic and I/O pins.
24	GND	-	Power	Ground reference for logic and I/O pins.
25	PD0	I/O	TTL	GPIO port D bit 0.
	PWM0	0	TTL	Pulse width modulator channel 0 output.
26	PD1	I/O	TTL	GPIO port D bit 1.
	PWM1	0	TTL	Pulse width modulator channel 1 output.
27	PD2	I/O	TTL	GPIO port D bit 2.
	U1Rx	I	TTL	UART1 receive data input.
28	PD3	I/O	TTL	GPIO port D bit 3.
	U1Tx	0	TTL	UART1 transmit data output.

Table 18-1.	Signals	by	Pin	Number	(Sheet 2	of 4	4)
-------------	---------	----	-----	--------	----------	------	----

Pin Number	Pin Name	Pin Type	Buffer Type	Description
29	PB0	I/O	TTL	GPIO port B bit 0.
	PWM2	0	TTL	Pulse width modulator channel 2 output.
30	PB1	I/O	TTL	GPIO port B bit 1.
	PWM3	0	TTL	Pulse width modulator channel 3 output.
31	GND	-	Power	Ground reference for logic and I/O pins.
32	VDD	-	Power	Positive supply for logic and I/O pins.
33	PB2	I/O	TTL	GPIO port B bit 2.
	I2CSCL	I/O	OD	I ² C serial clock.
34	PB3	I/O	TTL	GPIO port B bit 3.
	I2CSDA	I/O	OD	I ² C serial data.
35	PE0	I/O	TTL	GPIO port E bit 0.
	PWM4	0	TTL	Pulse width modulator channel 4 output.
36	PE1	I/O	TTL	GPIO port E bit 1.
	PWM5	0	TTL	Pulse width modulator channel 5 output.
37	PC3	I/O	TTL	GPIO port C bit 3.
	TDO	0	TTL	JTAG scan test data output.
	SWO	0	TTL	Serial-wire output.
38	PC2	I/O	TTL	GPIO port C bit 2.
	TDI	I	TTL	JTAG scan test data input.
39	PC1	I/O	TTL	GPIO port C bit 1.
	TMS	I	TTL	JTAG scan test mode select input.
	SWDIO	I/O	TTL	Serial-wire debug input/output.
40	PC0	I/O	TTL	GPIO port C bit 0.
	тск	I	TTL	JTAG scan test clock reference input.
	SWCLK	I	TTL	Serial wire clock reference input.
41	PB7	I/O	TTL	GPIO port B bit 7.
	TRST	I	TTL	JTAG scan test reset input.
42	PB6	I/O	TTL	GPIO port B bit 6.
	C0+	I	Analog	Analog comparator 0 positive-reference input.

Table 18-1. Signals by Pin Number (Sheet 3 of 4)

Pin Number	Pin Name	Pin Type	Buffer Type	Description
43	PB5	I/O	TTL	GPIO port B bit 5.
	C1-	I	Analog	Analog comparator 1 negative-reference input.
44	PB4	I/O	TTL	GPIO port B bit 4.
	C0-	I	Analog	Analog comparator 0 negative-reference input.
45	PD4	I/O	TTL	GPIO port D bit 4.
	CCP0	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 0.
46	PD5	I/O	TTL	GPIO port D bit 5.
	CCP2	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 2.
47	PD6	I/O	TTL	GPIO port D bit 6.
	Fault	I	TTL	PWM fault detect input.
48	PD7	I/O	TTL	GPIO port D bit 7.
	IDX	I	TTL	Quadrature encoder index input.

 Table 18-1.
 Signals by Pin Number (Sheet 4 of 4)

Table 18-2.	Signals by Signal Name (Sheet 1 of 4)
-------------	---------------------------------------

Pin Name	Pin Number	Pin Type	Buffer Type	Description
C0+	42	Ι	Analog	Analog comparator 0 positive-reference input.
C0-	44	I	Analog	Analog comparator 0 negative-reference input.
C0o	13	0	TTL	Analog comparator 0 output.
C1+	13	I	Analog	Analog comparator 1 positive-reference input.
C1-	43	I	Analog	Analog comparator 1 negative-reference input.
C2+	12	I	Analog	Analog comparator 2 positive-reference input.
C2-	11	Ι	Analog	Analog comparator 2 negative-reference input.
CCP0	45	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 0.
CCP1	3	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 1.
CCP2	46	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 2.
CCP3	2	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 3.
CCP4	4	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 4.
CCP5	1	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 5.
Fault	47	I	TTL	PWM fault detect input.
GND	8	-	Power	Ground reference for logic and I/O pins.

Table 18-2.	Signals by Signal Name (Sheet 2 of 4	ł)
-------------	--------------------------------------	----

Pin Name	Pin Number	Pin Type	Buffer Type	Description	
GND	16	-	Power	Ground reference for logic and I/O pins.	
GND	24	-	Power	Ground reference for logic and I/O pins.	
GND	31	-	Power	Ground reference for logic and I/O pins.	
I2CSCL	33	I/O	OD	I ² C serial clock.	
I2CSDA	34	I/O	OD	I ² C serial data.	
IDX	48	I	TTL	Quadrature encoder index input.	
LDO	6	-	Power	The low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μF or greater.	
OSC0	9	I	Analog	Oscillator crystal input or an external clock reference input.	
OSC1	10	0	Analog	Oscillator crystal output.	
PA0	17	I/O	TTL	GPIO port A bit 0.	
PA1	18	I/O	TTL	GPIO port A bit 1.	
PA2	19	I/O	TTL	GPIO port A bit 2.	
PA3	20	I/O	TTL	GPIO port A bit 3.	
PA4	21	I/O	TTL	GPIO port A bit 4.	
PA5	22	I/O	TTL	GPIO port A bit 5.	
PB0	29	I/O	TTL	GPIO port B bit 0.	
PB1	30	I/O	TTL	GPIO port B bit 1.	
PB2	33	I/O	TTL	GPIO port B bit 2.	
PB3	34	I/O	TTL	GPIO port B bit 3.	
PB4	44	I/O	TTL	GPIO port B bit 4.	
PB5	43	I/O	TTL	GPIO port B bit 5.	
PB6	42	I/O	TTL	GPIO port B bit 6.	
PB7	41	I/O	TTL	GPIO port B bit 7.	
PC0	40	I/O	TTL	GPIO port C bit 0.	
PC1	39	I/O	TTL	GPIO port C bit 1.	
PC2	38	I/O	TTL	GPIO port C bit 2.	
PC3	37	I/O	TTL	GPIO port C bit 3.	
PC4	14	I/O	TTL	GPIO port C bit 4.	
PC5	13	I/O	TTL	GPIO port C bit 5.	
PC6	12	I/O	TTL	GPIO port C bit 6.	

Pin Name	Pin Number	Pin Type	Buffer Type	Description		
PC7	11	I/O	TTL	GPIO port C bit 7.		
PD0	25	I/O	TTL	GPIO port D bit 0.		
PD1	26	I/O	TTL	GPIO port D bit 1.		
PD2	27	I/O	TTL	GPIO port D bit 2.		
PD3	28	I/O	TTL	GPIO port D bit 3.		
PD4	45	I/O	TTL	GPIO port D bit 4.		
PD5	46	I/O	TTL	GPIO port D bit 5.		
PD6	47	I/O	TTL	GPIO port D bit 6.		
PD7	48	I/O	TTL	GPIO port D bit 7.		
PE0	35	I/O	TTL	GPIO port E bit 0.		
PE1	36	I/O	TTL	GPIO port E bit 1.		
PE2	4	I/O	TTL	GPIO port E bit 2.		
PE3	3	I/O	TTL	GPIO port E bit 3.		
PE4	2	I/O	TTL	GPIO port E bit 4.		
PE5	1	I/O	TTL	GPIO port E bit 5.		
PhA	14	I	TTL	Quadrature encoder phase A input.		
PhB	12	I	TTL	Quadrature encoder phase B input.		
PWM0	25	0	TTL	Pulse width modulator channel 0 output.		
PWM1	26	0	TTL	Pulse width modulator channel 1 output.		
PWM2	29	0	TTL	Pulse width modulator channel 2 output.		
PWM3	30	0	TTL	Pulse width modulator channel 3 output.		
PWM4	35	0	TTL	Pulse width modulator channel 4 output.		
PWM5	36	0	TTL	Pulse width modulator channel 5 output.		
RST	5	I	TTL	System reset input.		
SSICIk	19	I/O	TTL	SSI clock reference (input when in slave mode and output in master mode).		
SSIFss	20	I/O	TTL	SSI frame enable (input for an SSI slave device and output for an SSI master device).		
SSIRx	21	I	TTL	SSI receive data input.		
SSITx	22	0	TTL	SSI transmit data output.		
SWCLK	40	I	TTL	Serial wire clock reference input.		

Table 18-2.	Signals by	Signal Name	(Sheet 3 of 4)
-------------	------------	-------------	----------------

Pin Name	Pin Number	Pin Type	Buffer Type	Description	
SWDIO	39	I/O	TTL	Serial-wire debug input/output.	
SWO	37	0	TTL	Serial-wire output.	
ТСК	40	I	TTL	JTAG scan test clock reference input.	
TDI	38	I	TTL	JTAG scan test data input.	
TDO	37	0	TTL	JTAG scan test data output.	
TMS	39	I	TTL	JTAG scan test mode select input.	
TRST	41	I	TTL	JTAG scan test reset input.	
U0Rx	17	I	TTL	UART0 receive data input.	
U0Tx	18	0	TTL	UART0 transmit data output.	
U1Rx	27	I	TTL	UART1 receive data input.	
U1Tx	28	0	TTL	UART1 transmit data output.	
VDD	7	-	Power	Positive supply for logic and I/O pins.	
VDD	15	-	Power	Positive supply for logic and I/O pins.	
VDD	23	-	Power	Positive supply for logic and I/O pins.	
VDD	32	-	Power	Positive supply for logic and I/O pins.	

Table 18-3.	Signals by Function,	Except for GPIO	(Sheet 1 of 3)
	e.g		

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Analog Comparators	C0+	42	I	Analog	Analog comparator 0 positive-reference input.
	C0-	44	I	Analog	Analog comparator 0 negative-reference input.
	C0o	13	0	TTL	Analog comparator 0 output.
	C1+	13	I	Analog	Analog comparator 1 positive-reference input.
	C1-	43	I	Analog	Analog comparator 1 negative-reference input.
	C2+	12	I	Analog	Analog comparator 2 positive-reference input.
	C2-	11	I	Analog	Analog comparator 2 negative-reference input.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
General-Purpose Timers	CCP0	45	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 0.
	CCP1	3	I/O	TTL	Timer 0 capture input, compare output, or PWM output channel 1.
	CCP2	46	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 2.
	CCP3	2	I/O	TTL	Timer 1 capture input, compare output, or PWM output channel 3.
	CCP4	4	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 4.
	CCP5	1	I/O	TTL	Timer 2 capture input, compare output, or PWM output channel 5.
I2C	I2CSCL	33	I/O	OD	I ² C serial clock.
	I2CSDA	34	I/O	OD	I ² C serial data.
JTAG/SWD/SWO	SWCLK	40	I	TTL	Serial-wire clock reference input.
	SWDIO	39	I/O	TTL	Serial-wire debug input/output.
	SWO	37	0	TTL	Serial-wire output.
	тск	40	I	TTL	JTAG scan test clock reference input.
	TDI	38	I	TTL	JTAG scan test data input.
	TDO	37	0	TTL	JTAG scan test data output.
	TMS	39	I	TTL	JTAG scan test mode select input.
	TRST	41	I	TTL	JTAG scan test reset input.
Power	GND	8	-	Power	Ground reference for logic and I/O pins.
	GND	16	-	Power	Ground reference for logic and I/O pins.
	GND	24	-	Power	Ground reference for logic and I/O pins.
	GND	31	-	Power	Ground reference for logic and I/O pins.
	LDO	6	-	Power	The low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 µF or greater.
	VDD	7	-	Power	Positive supply for logic and I/O pins.
	VDD	15	-	Power	Positive supply for logic and I/O pins.
	VDD	23	-	Power	Positive supply for logic and I/O pins.
	VDD	32	-	Power	Positive supply for logic and I/O pins.

Table 18-3.	Signals by Function, Except for GPIO (Sheet 2 of 3)
-------------	---

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
PWM	Fault	47	I	TTL	PWM fault detect input.
	PWM0	25	0	TTL	Pulse width modulator channel 0 output.
	PWM1	26	0	TTL	Pulse width modulator channel 1 output.
	PWM2	29	0	TTL	Pulse width modulator channel 2 output.
	PWM3	30	0	TTL	Pulse width modulator channel 3 output.
	PWM4	35	0	TTL	Pulse width modulator channel 4 output.
	PWM5	36	0	TTL	Pulse width modulator channel 5 output.
QEI	IDX	48	I	TTL	Quadrature encoder index input.
	PhA	14	I	TTL	Quadrature encoder phase A input.
	PhB	12	I	TTL	Quadrature encoder phase B input.
SSI	SSICIk	19	I/O	TTL	SSI clock reference (input when in slave mode and output in master mode).
	SSIFss	20	I/O	TTL	SSI frame enable (input for an SSI slave device and output for an SSI master device).
	SSIRx	21	I	TTL	SSI receive data input.
	SSITx	22	0	TTL	SSI transmit data output.
System Control & Clocks	OSC0	9	I	Analog	Oscillator crystal input or an external clock reference input.
	OSC1	10	0	Analog	Oscillator crystal output.
	RST	5	I	TTL	System reset input.
UART	U0Rx	17	I	TTL	UART0 receive data input.
	U0Tx	18	0	TTL	UART0 transmit data output.
	U1Rx	27	I	TTL	UART1 receive data input.
	U1Tx	28	0	TTL	UART1 transmit data output.

Table 18-3. Signals by Function, Except for GPIO (Sheet 3 of 3)

Table 18-4.	GPIO Pins and Alternate Functions (Sheet 1 of 3)
-------------	--

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PA0	17	U0Rx	
PA1	18	U0Tx	
PA2	19	SSICIk	
PA3	20	SSIFss	

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PA4	21	SSIRx	
PA5	22	SSITx	
PB0	29	PWM2	
PB1	30	PWM3	
PB2	33	I2CSCL	
PB3	34	I2CSDA	
PB4	44	C0-	
PB5	43	C1-	
PB6	42	C0+	
PB7	41	TRST	
PC0	40	ТСК	SWCLK
PC1	39	TMS	SWDIO
PC2	38	TDI	
PC3	37	TDO	SWO
PC4	14	PhA	
PC5	13	C0o	C1+
PC6	12	PhB	C2+
PC7	11	C2-	
PD0	25	PWM0	
PD1	26	PWM1	
PD2	27	U1Rx	
PD3	28	U1Tx	
PD4	45	CCP0	
PD5	46	CCP2	
PD6	47	Fault	
PD7	48	IDX	
PE0	35	PWM4	
PE1	36	PWM5	
PE2	4	CCP4	
PE3	3	CCP1	

 Table 18-4.
 GPIO Pins and Alternate Functions (Sheet 2 of 3)

Table 18-4. GPIO Pins and Alternate Functions (Sheet 3 of 3)

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PE4	2	CCP3	
PE5	1	CCP5	

19 **Operating Characteristics**

Table 19-1.	Temperature	Characteristics
-------------	-------------	-----------------

Characteristic	Symbol	Value	Unit
Operating temperature range ^a	T _A	-40 to +85 for industrial	°C

a. Maximum storage temperature is 150°C.

Table 19-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) ^a	θ _{JA}	76	°C/W
Average junction temperature ^b	TJ	$T_A + (P_{AVG} \bullet \theta_{JA})$	°C
Maximum junction temperature	T _{JMAX}	pending ^c	°C

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator. b. Power dissipation is a function of temperature.

c. Pending characterization completion.

20 Electrical Characteristics

20.1 DC Characteristics

20.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Table 20-1.Maximum Ratings

Characteristic ^a	Symbol	Value	Unit
Supply voltage range (V _{DD})	V _{DD}	0.0 to +3.6	V
Input voltage	V _{IN}	-0.3 to 5.5	V
Maximum current for pins, excluding pins operating as GPIOs	I	100	mA
Maximum current for GPIO pins	I	100	mA

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V_{DD}).

20.1.2 Recommended DC Operating Conditions

Table 20-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{DD}	Supply voltage	3.0	3.3	3.6	V
V _{IH}	High-level input voltage	2.0	-	5.0	V
V _{IL}	Low-level input voltage	-0.3	-	1.3	V
V _{SIH}	High-level input voltage for Schottky inputs	0.8 * V _{DD}	-	V _{DD}	V
V _{SIL}	Low-level input voltage for Schottky inputs	0	-	0.2 * V _{DD}	V
V _{OH}	High-level output voltage	2.4	-	-	V
V _{OL}	Low-level output voltage	-	-	0.4	V

Parameter	Parameter Name	Min	Nom	Max	Unit
I _{OH}	High-level source current, V _{OH} =2.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA
I _{OL}	Low-level sink current, V_{OL} =0.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA

Table 20-2. Recommended DC Operating Conditions (Continued)

20.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Devenueter	Devenuetor Nome	Min	Nom	Max	Unit
Parameter	Parameter Name	Min	Nom	Max	Unit
V _{LDOOUT}	Programmable internal (logic) power supply output value	2.25	-	2.75	V
	Output voltage accuracy	-	2%	-	%
t _{PON}	Power-on time	-	-	100	μs
t _{ON}	Time on	-	-	200	μs
t _{OFF}	Time off	-	-	100	μs
V _{STEP}	Step programming incremental voltage	-	50	-	mV
C _{LDO}	External filter capacitor size for internal power supply	-	1	-	μF

Table 20-3. LDO Regulator Characteristics

20.1.4 Power Specifications

The power measurements specified in Table 20-4 are run on the core processor using SRAM with the following specifications:

- V_{DD}=3.3 V
- LDO=2.5
- Temperature=25°C
- System Clock=50 MHz (with PLL)
- Code while (1) { } executed from SRAM with no active peripherals

Table 20-4. Power Specifications

Parameter	Parameter Name	Min	Nom	Max	Unit
I _{DD_RUN}	Run mode	-	70 ^a	pending ^a	mA
I _{DD_SLEEP}	Sleep mode	-	pending ^a	pending ^a	μΑ
I _{DD_DEEPSLEEP}	Deep-Sleep mode	-	pending ^a	pending ^a	μA

a. Pending characterization completion.

20.1.5 Flash Memory Characteristics

Table 20-5. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE _{CYC}	Number of guaranteed program/erase cycles ^a before failure	10,000	-	-	cycles
T _{RET}	Data retention at average operating temperature of 85°C	10	-	-	years
T _{PROG}	Word program time	20	-	-	μs
T _{ERASE}	Page erase time	20	-	-	ms
T _{ME}	Mass erase time	200	-	-	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

20.2 AC Characteristics

20.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

Figure 20-1. Load Conditions



20.2.2 Clocks

Table 20-6. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
f _{REF_CRYSTAL}	Crystal reference ^a	3.579545	-	8.192	MHz
f _{REF_EXT}	External clock reference ^a	3.579545	-	8.192	MHz
f _{PLL}	PLL frequency ^b	-	200	-	MHz
T _{READY}	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the **Run-Mode Clock** Configuration (RCC) register (see page 81).

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

Table 20-7. Clock Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
fiosc	Internal oscillator frequency	7	15	22	MHz
f _{MOSC}	Main oscillator frequency	1	-	8	MHz
t _{MOSC_PER}	Main oscillator period	125	-	1000	ns
f _{REF_CRYSTAL_BYPASS}	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f _{REF_EXT_BYPASS}	External clock reference (PLL in BYPASS mode)	0	-	50	MHz
fsystem_clock	System clock	0	-	50	MHz

20.2.3 Analog Comparator

Table 20-8. Analog Comparator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{OS}	Input offset voltage	-	± 10	± 25	mV
V _{CM}	Input common mode voltage range	0	-	V _{DD} -1.5	V
C _{MRR}	Common mode rejection ratio	50	-	-	dB
T _{RT}	Response time	-	-	1	μs
T _{MC}	Comparator mode change to Output Valid	-	-	10	μs

Table 20-9. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
R _{HR}	Resolution high range	-	V _{DD} /32	-	LSB
R _{LR}	Resolution low range	-	V _{DD} /24	-	LSB
A _{HR}	Absolute accuracy high range	-	-	± 1/2	LSB
A _{LR}	Absolute accuracy low range	-	-	± 1/4	LSB

20.2.4 I²C

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
l1 ^a	t _{SCH}	Start condition hold time	36	-	-	system clocks
l2 ^a	t _{LP}	Clock Low period	36	-	-	system clocks
I3 ^b	t _{SRT}	I2CSCL/I2CSDA rise time (V_{IL} =0.5 V to V_{IH} =2.4 V)	-	-	(see note b)	ns
4 ^a	t _{DH}	Data hold time	2	-	-	system clocks
I5 ^c	t _{SFT}	I2CSCL/I2CSDA fall time (V _{IH} =2.4 V to V _{IL} =0.5 V)	-	9	10	ns
l6 ^a	t _{HT}	Clock High time	24	-	-	system clocks
I7 ^a	t _{DS}	Data setup time	18	-	-	system clocks


Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
l8 ^a	t _{SCSR}	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
19 ^a	t _{SCS}	Stop condition setup time	24	-	-	system clocks


 Table 20-10.
 I²C Characteristics (Continued)

a. Values depend on the value programmed into the TPR bit in the I²C Master Timer Period (I2CMTPR) register (see page 291); a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I²C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.

c. Specified at a nominal 50 pF load.






20.2.5 Synchronous Serial Interface (SSI)

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
S1	^t CLK_PER	SSIC1k cycle time	2	-	65024	system clocks
S2	t _{CLK_HIGH}	SSIClk high time	-	1/2	-	t _{CLK_PER}
S3	t _{CLK_LOW}	SSIClk low time	-	1/2	-	t _{CLK_PER}
S4	t _{CLKRF}	SSIClk rise/fall time	-	7.4	26	ns
S5	t _{DMD}	Data from master valid delay time	0	-	20	ns
S6	t _{DMS}	Data from master setup time	20	-	-	ns
S7	t _{DMH}	Data from master hold time	40	-	-	ns
S8	t _{DSS}	Data from slave setup time	20	-	-	ns
S9	t _{DSH}	Data from slave hold time	40	-	-	ns

Figure 20-3. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement







Figure 20-4. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer





20.2.6 JTAG and Boundary Scan

Table 20-12. JTAG Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit														
J1	f _{тск}	TCK operational clock frequency	0	-	10	MHz														
J2	^t тск	TCK operational clock period	100	-	-	ns														
J3	t _{TCK_LOW}	TCK clock Low time	-	½ t _{TCK}	-	ns														
J4	^t тск_ніgн	TCK clock High time	-	½ t _{TCK}	-	ns														
J5	t _{TCK_R}	TCK rise time	0	-	10	ns														
J6	t _{TCK_F}	TCK fall time	0	-	10	ns														
J7	t _{TMS_SU}	TMS setup time to TCK rise	20	-	-	ns														
J8	t _{TMS_HLD}	TMS hold time from TCK rise	20	-	-	ns														
J9	t _{TDI_SU}	TDI setup time to TCK rise	25	-	-	ns														
J10	t _{TDI_HLD}	TDI hold time from TCK rise	25	-	-	ns														
J11	TCK fall to	2-mA drive	-	23	35	ns														
t _{TDO_ZDV}	Data Valid from High-Z	4-mA drive		15	26	ns														
		8-mA drive		14	25	ns														
		8-mA drive with slew rate control		18	29	ns														
J12	TCK fall to	2-mA drive	-	21	35	ns														
t _{TDO_DV}	Data Valid from Data	4-mA drive		14	25	ns														
	Valid	8-mA drive		13	24	ns														
		8-mA drive with slew rate control	clock Low time																	
J13	TCK fall to	2-mA drive	-	9	11	ns														
t _{TDO_DVZ}	High-Z from Data Valid	4-mA drive		7	9	ns														
		8-mA drive		6	8	ns														
		8-mA drive with slew rate control	rise time 0 - fall time 0 - fall time 0 - setup time to TCK rise 20 - hold time from TCK rise 20 - setup time to TCK rise 25 - hold time from TCK rise 25 - 2-mA drive - 23 4-mA drive 15 - 8-mA drive - 18 2-mA drive - 13 2-mA drive - 18 2-mA drive - 9 4-mA drive - 9 4-mA drive - 9 4-mA drive - 9 4-mA drive - 9 4-mA drive - 9 4-mA drive - 9 4-mA drive - - 8-mA drive - - 8-mA drive - - 7 8-mA drive - <tr tbr=""> <t< td=""><td>9</td><td>ns</td></t<></tr> <tr><td>J14</td><td>t_{TRST}</td><td>TRST assertion time</td><td colspan="2">2-mA drive-4-mA drive-8-mA drive-2-mA drive-4-mA drive-8-mA drive-8-mA drive-8-mA drive100</td><td>-</td><td>ns</td></tr> <tr><td>J15</td><td>t_{TRST_SU}</td><td>TRST setup time to TCK rise</td><td>10</td><td>-</td><td>-</td><td>ns</td></tr>		9	ns	J14	t _{TRST}	TRST assertion time	2-mA drive-4-mA drive-8-mA drive-2-mA drive-4-mA drive-8-mA drive-8-mA drive-8-mA drive100		-	ns	J15	t _{TRST_SU}	TRST setup time to TCK rise	10	-	-	ns
9	ns																			
J14	t _{TRST}	TRST assertion time	2-mA drive-4-mA drive-8-mA drive-2-mA drive-4-mA drive-8-mA drive-8-mA drive-8-mA drive100		-	ns														
J15	t _{TRST_SU}	TRST setup time to TCK rise	10	-	-	ns														

Figure 20-6. JTAG Test Clock Input Timing




Figure 20-7. JTAG Test Access Port (TAP) Timing





Figure 20-8. JTAG TRST Timing



20.2.7 General-Purpose I/O

Table 20-13. GPIO Characteristics^a

Parameter	Parameter Name	Condition	Min	Nom	Мах	Unit
t _{GPIOR}	GPO Rise Time	2-mA drive	-	17	26	ns
	(from 20% to 80% of V _{DD})	4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t _{GPIOF}	GPO Fall Time	2-mA drive	-	17	25	ns
	(from 80% to 20% of V _{DD})	4-mA drive		8	12	ns
		8-mA drive		6	10	ns
		8-mA drive with slew rate control	1	11	13	ns


a. All GPIOs are 5 V-tolerant.

20.2.8 Reset

Table 20-14. Reset Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
R1	V _{TH}	Reset threshold	-	2.0	-	V
R2	V _{BTH}	Brown-Out threshold	2.85	2.9	2.95	V
R3	T _{POR}	Power-On Reset timeout	-	10	-	ms
R4	T _{BOR}	Brown-Out timeout	-	500	-	μs
R5	T _{IRPOR}	Internal reset timeout after POR	15	-	30	ms
R6	T _{IRBOR}	Internal reset timeout after BOR ^a	2.5	-	20	μs
R7	T _{IRHWR}	Internal reset timeout after hardware reset (RST pin)	15	-	30	ms
R8	T _{IRSWR}	Internal reset timeout after software-initiated system reset ^a	2.5	-	20	μs
R9	T _{IRWDR}	Internal reset timeout after watchdog reset ^a	2.5	-	20	μs
R10	T _{IRLDOR}	Internal reset timeout after LDO reset ^a	2.5	-	20	μs
R11	T _{VDDRISE}	Supply voltage (V _{DD}) rise time (0V-3.3V)			100	ms

a. 20 * t_{MOSC_PER}








Figure 20-13. Watchdog Reset Timing







Package Information 21

Figure 21-1. 48-Pin LQFP Package





BOTTOM VIEW



NOTES:

1.

A

- All dimensions are in mm. All dimensioning and tolerancing conform to ANSI Y14.5M-1982.
- 2The top package body size may be smaller than the bottom package body size by as much as 0.20.
- <u>3</u> Datums A-B and -D- to be determined at datum plane -H-.
- A To be determined at seating plane -C-.
- ADimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch
- 6. Surface finish of the package is #24-27 Charmille $(1.6-2.3\mu mR_0)$ Pin 1 and ejector pin may be less than 0.1µmR₀.
- 7. Dambar removal protrusion does not exceed 0.08. Intrusion does not exceed 0.03.
- 8 Burr does not exceed 0.08 in any direction.
- ∕9∖ Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and adjacent lead is 0.07 for 0.40 and 0.50 pitch package.
- Corner radius of plastic body does not exceed 0.20. 1,0.
- /11 These dimensions apply to the flat section of the lead between 0.10 and 0.25 from the lead tip.
- $\cancel{12}$ A1 is defined as the distance from the seating plane to the lowest point of the package body.
- 13. Finish of leads is tin plated.
- All specifications and dimensions are subjected to IPAC'S 14. manufacturing process flow and materials.
- The packages described in the drawing conform to JEDEC 15. M5-026A. Where discrepancies between the JEDEC and IPAC documents exist, this drawing will take the precedence.

Appendix A. Serial Flash Loader

The Stellaris serial flash loader is used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

A.1 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

A.1.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris device.

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2*(20/115200) or 0.35ms.

A.1.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See the section on SSI formats for more details on this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

A.2 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same

format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

A.2.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
    unsigned char ucSize;
    unsigned char ucCheckSum;
    unsigned char Data[];
};
```

ucSize – The first byte received holds the total size of the transfer including the size and checksum bytes.

ucChecksum – This holds a simple checksum of the bytes in the data buffer only. The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].

Data – This is the raw data intended for the device, which is formatted in some form of command interface. There should be ucSize - 2 bytes of data provided in this buffer to or from the device.

A.2.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once, the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the commands that interact with the flash.

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet were valid, just that the packet was received correctly.

A.2.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

A.3 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

A.3.1 COMMAND_PING (0x20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

Byte[0] = 0x03; Byte[1] = checksum(Byte[2]); Byte[2] = COMMAND_PING;

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

A.3.2 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS

A.3.3 COMMAND_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11

Byte[1] = checksum(Bytes[2:10])

Byte[2] = COMMAND_DOWNLOAD

Byte[3] = Program Address [31:24]

Byte[4] = Program Address [23:16]

Byte[5] = Program Address [7:0]

Byte[6] = Program Address [7:0]

Byte[7] = Program Size [31:24]

Byte[8] = Program Size [23:16]

Byte[9] = Program Size [15:8]

Byte[10] = Program Size [7:0]
```

A.3.4 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands

automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called it should be followed by a

COMMAND_GET_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

A.3.5 COMMAND_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

A.3.6 COMMAND_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

```
Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET
```

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

Ordering and Contact Information

Ordering Information

	Features															
					ADC	;					PW	/M ^c				
Order Number	Flash (KB)	SRAM (KB)	GPIOs ^a	Timers ^b	Samples Per Second	# of 10-Bit Channels	UART(s)	SSI	I ² C	Analog Comparator(s)	PWM Pins	CCP Pins	QEI	Operating Temperature ^d	Package ^e	Speed (Clock Frequency in MHz)
LM3S801-IQN50 LM3S801-IQN50(T) ^f	64	8	0 to 36	3	-	-	2	\checkmark	V	3	6	6	V	I	QN	50

Minimum is number of pins dedicated to GPIO; additional pins are available if certain peripherals are not used. See data sheet for a. details

One timer available as RTC. b.

PWM motion control functionality can be achieved through dedicated motion control hardware (using the PWM pins) or through c. the motion control features of the general-purpose timers (using the CCP pins). See data sheet for details.

I=Industrial (-40 to 85°C). d.

QN=48-pin RoHS-compliant PQFP. e.

f. T=Tape and Reel.

Development Kit

The Luminary Micro Stellaris™ Family Development Kit provides the hardware and software tools that engineers need to begin development quickly. Ask your Luminary Micro distributor for part number DK-LM3S801. See the Luminary Micro website for the latest tools available.



Tools to development

Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3 based microcontrollers for use in embedded applications within the industrial, commercial, and consumer markets. Luminary Micro is ARM's lead partner in the implementation of the Cortex-M3 core. Please contact us if you are interested in obtaining further information about our company or our products.

Luminary Micro, Inc. 2499 South Capital of Texas Hwy, Suite A-100 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3

397