

LM3S9B95 Microcontroller

DATA SHEET

Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007-2009 Luminary Micro, Inc. All rights reserved. Stellaris, Luminary Micro, and the Luminary Micro logo are registered trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com







Table of Contents

	nce	
	This Manual	
	ed Documents	
	mentation Conventions	
1	Architectural Overview	_
1.1	Functional Overview	
1.1.1	ARM Cortex™-M3	
1.1.2	On-Chip Memory	
1.1.3	External Peripheral Interface	
1.1.4	Serial Communications Peripherals	
1.1.5	System Integration	
1.1.6	Advanced Motion Control	
1.1.7	Analog	
1.1.8	JTAG and ARM Serial Wire Debug	
1.1.9	Packaging and Temperature	
1.2	Target Applications	55
1.3	High-Level Block Diagram	56
1.4	Additional Features	58
1.4.1	Memory Map	58
1.4.2	Hardware Details	58
2	ARM Cortex-M3 Processor Core	59
2.1	Block Diagram	
2.2	Functional Description	60
2.2.1	Programming Model	60
2.2.2	Serial Wire and JTAG Debug	67
2.2.3	Embedded Trace Macrocell (ETM)	67
2.2.4	Trace Port Interface Unit (TPIU)	68
2.2.5	ROM Table	
2.2.6	Memory Protection Unit (MPU)	
2.2.7	Nested Vectored Interrupt Controller (NVIC)	
2.2.8	System Timer (SysTick)	69
3	Memory Map	72
4	Interrupts	75
5	JTAG Interface	78
5.1	Block Diagram	
5.2	Functional Description	79
5.2.1	JTAG Interface Pins	
5.2.2	JTAG TAP Controller	
5.2.3	Shift Registers	82
5.2.4	Operational Considerations	82
5.3	Initialization and Configuration	85
5.4	Register Descriptions	85
5.4.1	Instruction Register (IR)	85

5.4.2	Data Registers	87
6	System Control	90
6.1	Functional Description	90
6.1.1	Device Identification	90
6.1.2	Reset Control	90
6.1.3	Non-Maskable Interrupt	93
6.1.4	Power Control	94
6.1.5	Clock Control	94
6.1.6	System Control	99
6.2	Initialization and Configuration	99
6.3	Register Map	100
6.4	Register Descriptions	101
7	Internal Memory	195
7.1	Block Diagram	
7.2	Functional Description	
7.2.1	SRAM	
7.2.2	ROM	196
7.2.3	Flash Memory	
7.3	Flash Memory Initialization and Configuration	
7.3.1	Flash Programming	
7.3.2	32-Word Flash Write Buffer	
7.3.3	Nonvolatile Register Programming	199
7.4	Register Map	
7.5	Flash Register Descriptions (Flash Control Offset)	200
7.6	Memory Register Descriptions (System Control Offset)	
8	Micro Direct Memory Access (µDMA)	226
8.1	Block Diagram	
8.2	Functional Description	227
8.2.1	Channel Assignments	228
8.2.2	Priority	229
8.2.3	Arbitration Size	229
8.2.4	Request Types	229
8.2.5	Channel Configuration	230
8.2.6	Transfer Modes	
8.2.7	Transfer Size and Increment	240
8.2.8	Peripheral Interface	240
8.2.9	Software Request	240
8.2.10	Interrupts and Errors	241
8.3	Initialization and Configuration	241
8.3.1	Module Initialization	
8.3.2	Configuring a Memory-to-Memory Transfer	
8.3.3	Configuring a Peripheral for Simple Transmit	
8.3.4	Configuring a Peripheral for Ping-Pong Receive	
8.3.5	Configuring Alternate Channels	
8.4	Register Map	
8.5	μDMA Channel Control Structure	
8.6	μDMA Register Descriptions	255

9	General-Purpose Input/Outputs (GPIOs)	291
9.1	Functional Description	
9.1.1	Data Control	293
9.1.2	Interrupt Control	294
9.1.3	Mode Control	295
9.1.4	Commit Control	295
9.1.5	Pad Control	296
9.1.6	Identification	296
9.2	Initialization and Configuration	296
9.3	Register Map	
9.4	Register Descriptions	300
10	External Peripheral Interface (EPI)	342
10.1	EPI Block Diagram	
10.2	Functional Description	344
10.2.1	Non-blocking reads	344
10.2.2	DMA Operation	345
10.3	Initialization and Configuration	345
10.3.1	SDRAM mode	
10.3.2	Host Bus Mode	
10.3.3	General-Purpose Mode	
10.4	Register Map	
10.5	Register Descriptions	353
11	General-Purpose Timers	
11.1	Block Diagram	
11.2	Functional Description	
11.2.1	GPTM Reset Conditions	
11.2.2	32-Bit Timer Operating Modes	
11.2.3	16-Bit Timer Operating Modes	
11.2.4	DMA Operation	
11.3	Initialization and Configuration	
11.3.1	32-Bit One-Shot/Periodic Timer Mode	
11.3.2 11.3.3	32-Bit Real-Time Clock (RTC) Mode	
11.3.4	16-Bit Input Edge-Count Mode	
11.3.4	16-Bit Input Edge Timing Mode	
11.3.6	16-Bit PWM Mode	
11.4	Register Map	
11.5	Register Descriptions	
	•	
12 12.1	Watchdog Timer	
12.1	Block Diagram	
12.2.1	Functional Description	
12.2.1	Initialization and Configuration	
12.3	Register Map	
12.4	Register Descriptions	
	·	
13 13 1	Analog-to-Digital Converter (ADC)	452

13.2	Functional Description	454
13.2.1	Sample Sequencers	454
13.2.2	Module Control	455
13.2.3	Hardware Sample Averaging Circuit	456
13.2.4	Analog-to-Digital Converter	456
13.2.5	Differential Sampling	458
13.2.6	Internal Temperature Sensor	461
13.2.7	Digital Comparator Unit	461
13.3	Initialization and Configuration	465
13.3.1	Module Initialization	465
13.3.2	Sample Sequencer Configuration	465
13.4	Register Map	
13.5	Register Descriptions	
14	Universal Asynchronous Receivers/Transmitters (UARTs)	
14.1	Block Diagram	
14.2	Functional Description	
14.2.1	Transmit/Receive Logic	
	Baud-Rate Generation	
	Data Transmission	
	Serial IR (SIR)	
	ISO 7816 Support	
	LIN Support	
	FIFO Operation	
	•	
	Loopback Operation	
	DMA Operation	
	IrDA SIR block	
14.3	Initialization and Configuration	
14.4	Register Map	
14.5	Register Descriptions	
15	Synchronous Serial Interface (SSI)	
15.1	Block Diagram	
15.2	Functional Description	
15.2.1	Bit Rate Generation	
15.2.2	FIFO Operation	
15.2.3	Frame Formats	
15.2.4	DMA Operation	
15.2.5	Initialization and Configuration	
15.4	Register Map	
15.4	Register Descriptions	
	•	
16	Inter-Integrated Circuit (I ² C) Interface	
16.1	Block Diagram	
16.2	Functional Description	
16.2.1	I ² C Bus Functional Overview	
16.2.2	Available Speed Modes	
16.2.3	Interrupts	
16.2.4	Loopback Operation	615

16.2.5	Command Sequence Flow Charts	615
16.3	Initialization and Configuration	622
16.4	Register Map	623
16.5	Register Descriptions (I ² C Master)	624
16.6	Register Descriptions (I ² C Slave)	636
17	Inter-Integrated Circuit Sound (I ² S) Interface	645
17.1	Block Diagram	
17.2	Functional Description	
17.2.1	Transmit	
17.2.2	Receive	
17.3	Initialization and Configuration	
17.4	Register Map	
17.5	Register Descriptions	
18	Controller Area Network (CAN) Module	
1 8 .1	Block Diagram	
18.2	Functional Description	
18.2.1	Initialization	
-	Operation	
18.2.3	Transmitting Message Objects	
18.2.4	Configuring a Transmit Message Object	
18.2.5	Updating a Transmit Message Object	
	Accepting Received Message Objects	
	, ,	
	Receiving a Remote Frame	
	Receive/Transmit Priority	
	Configuring a Receive Message Object	
	Handling of Received Message Objects	
	Handling of Interrupts	
	Test Mode	
	Bit Timing Configuration Error Considerations	
	Bit Time and Bit Rate	
	Calculating the Bit Timing Parameters	
18.3	Register Map	
18.4	CAN Register Descriptions	695
19	Ethernet Controller	723
19.1	Block Diagram	
19.2	Functional Description	
	MAC Operation	
19.2.2	Internal MII Operation	
19.2.3	PHY Operation	
19.2.4	Interrupts	
	DMA Operation	
19.3	Initialization and Configuration	
19.3.1	Hardware Configuration	
19.3.2	Software Configuration	
	Ethernet Register Map	
19.5	Ethernet MAC Register Descriptions	

19.6	MII Management Register Descriptions	754
20	Universal Serial Bus (USB) Controller	
20.1	Block Diagram	
20.2	Functional Description	
20.2.1	Operation as a Device	
20.2.2	Operation as a Host	
20.2.3	OTG Mode	
20.2.4	DMA Operation	
20.3	Initialization and Configuration	
20.3.1	Pin Configuration	
20.3.2	Endpoint Configuration	
20.4	Register Map	
20.5	Register Descriptions	
21	Analog Comparators	
21.1	Block Diagram	
21.2	Functional Description	
21.2.1	Internal Reference Programming	
21.3	Initialization and Configuration	
21.4	Register Map	
21.5	Register Descriptions	
22	Pulse Width Modulator (PWM)	
22.1	Block Diagram	
22.2 22.2.1	Functional Description	
	PWM Timer PWM Comparators	
22.2.2	PWM Signal Generator	
22.2.3	Dead-Band Generator	
22.2.5	Interrupt/ADC-Trigger Selector	
22.2.6	Synchronization Methods	
22.2.7	Fault Conditions	
22.2.8	Output Control Block	
22.3	Initialization and Configuration	
22.4	Register Map	
22.5	Register Descriptions	894
23	Quadrature Encoder Interface (QEI)	943
23 .1	Block Diagram	
23.2	Functional Description	
23.3	Initialization and Configuration	
23.4	Register Map	
23.5	Register Descriptions	
24	Pin Diagram	960
25	Signal Tables	961
26	Operating Characteristics	
27	Electrical Characteristics	
27 .1	DC Characteristics	
27.1.1	Maximum Ratings	

Recommended DC Operating Conditions	
On-Chip Low Drop-Out (LDO) Regulator Characteristics	995
Flash Memory Characteristics	995
GPIO Module Characteristics	995
USB Module Characteristics	996
Ethernet Controller Characteristics	996
Current Specifications	996
AC Characteristics	999
Load Conditions	999
Clocks	. 1000
JTAG and Boundary Scan	. 1002
Reset	. 1003
General-Purpose I/O (GPIO)	. 1005
External Peripheral Interface (EPI)	. 1005
Analog-to-Digital Converter	. 1013
Synchronous Serial Interface (SSI)	. 1014
Inter-Integrated Circuit (I ² C) Interface	. 1015
Inter-Integrated Circuit Sound (I ² S) Interface	. 1016
Ethernet Controller	
Universal Serial Bus (USB) Controller	. 1019
Analog Comparator	. 1019
Package Information	1021
Boot Loader	1023
Boot Loader	
Interfaces	
UART	
	. 1023
UART	. 1023 . 1024
UART	. 1023 . 1024 . 1024
UART	. 1023 . 1024 . 1024 . 1024
UART	. 1023 . 1024 . 1024 . 1024 . 1024
UART SSI I ² C Ethernet Packet Handling Packet Format	. 1023 . 1024 . 1024 . 1024 . 1024 . 1024
UART	. 1023 . 1024 . 1024 . 1024 . 1024 . 1025
UART SSI I ² C Ethernet Packet Handling Packet Format Sending Packets	. 1023 . 1024 . 1024 . 1024 . 1024 . 1025 . 1025
UART SSI I ² C Ethernet Packet Handling Packet Format Sending Packets Receiving Packets Commands	. 1023 . 1024 . 1024 . 1024 . 1024 . 1024 . 1025 . 1025
UART SSI I ² C Ethernet Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20)	. 1023 . 1024 . 1024 . 1024 . 1024 . 1025 . 1025 . 1025
UART SSI I ² C Ethernet Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_DOWNLOAD (0x21)	. 1023 . 1024 . 1024 . 1024 . 1024 . 1025 . 1025 . 1025 . 1025
UART SSI I ² C Ethernet Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_DOWNLOAD (0x21) COMMAND_RUN (0x22)	. 1023 . 1024 . 1024 . 1024 . 1024 . 1025 . 1025 . 1025 . 1025 . 1025
UART SSI I²C Ethernet Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_DOWNLOAD (0x21) COMMAND_RUN (0x22) COMMAND_GET_STATUS (0x23)	. 1023 . 1024 . 1024 . 1024 . 1024 . 1025 . 1025 . 1025 . 1025 . 1026 . 1026
UART SSI I ² C Ethernet Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_DOWNLOAD (0x21) COMMAND_RUN (0x22)	. 1023 . 1024 . 1024 . 1024 . 1025 . 1025 . 1025 . 1025 . 1026 . 1026 . 1026
UART SSI I²C Ethernet Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_DOWNLOAD (0x21) COMMAND_RUN (0x22) COMMAND_GET_STATUS (0x23) COMMAND_SEND_DATA (0x24) COMMAND_RESET (0x25)	. 1023 . 1024 . 1024 . 1024 . 1024 . 1025 . 1025 . 1025 . 1025 . 1026 . 1026 . 1026 . 1026
UART	. 1023 . 1024 . 1024 . 1024 . 1024 . 1025 . 1025 . 1025 . 1025 . 1026 . 1026 . 1027
UART SSI I ² C Ethernet Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_DOWNLOAD (0x21) COMMAND_RUN (0x22) COMMAND_GET_STATUS (0x23) COMMAND_SEND_DATA (0x24) COMMAND_RESET (0x25) ROM DriverLib Functions	. 1023 . 1024 . 1024 . 1024 . 1024 . 1025 . 1025 . 1025 . 1025 . 1026 . 1026 . 1026 . 1027 . 1028
UART SSI I²C Ethernet Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_DOWNLOAD (0x21) COMMAND_RUN (0x22) COMMAND_GET_STATUS (0x23) COMMAND_SEND_DATA (0x24) COMMAND_RESET (0x25) ROM DriverLib Functions DriverLib Functions Included in the Integrated ROM	. 1023 . 1024 . 1024 . 1024 . 1025 . 1025 . 1025 . 1025 . 1026 . 1026 . 1027 . 1028 . 1028
UART SSI I²C Ethernet Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_DOWNLOAD (0x21) COMMAND_RUN (0x22) COMMAND_GET_STATUS (0x23) COMMAND_SEND_DATA (0x24) COMMAND_RESET (0x25) ROM DriverLib Functions DriverLib Functions Included in the Integrated ROM Advance Encryption Standard and Cyclic Redundancy Check Software in ROM	. 1023 . 1024 . 1024 . 1024 . 1025 . 1025 . 1025 . 1025 . 1026 . 1026 . 1026 . 1027 . 1028 . 1028 . 1048
UART SSI I²C Ethernet Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_DOWNLOAD (0x21) COMMAND_RUN (0x22) COMMAND_GET_STATUS (0x23) COMMAND_SEND_DATA (0x24) COMMAND_RESET (0x25) ROM DriverLib Functions DriverLib Functions Included in the Integrated ROM Advance Encryption Standard and Cyclic Redundancy Check Software in ROM	. 1023 . 1024 . 1024 . 1024 . 1025 . 1025 . 1025 . 1025 . 1026 . 1026 . 1027 . 1028 . 1028 . 1048
	Flash Memory Characteristics GPIO Module Characteristics USB Module Characteristics Ethernet Controller Characteristics Current Specifications AC Characteristics Load Conditions Clocks JTAG and Boundary Scan Reset General-Purpose I/O (GPIO) External Peripheral Interface (EPI) Analog-to-Digital Converter Synchronous Serial Interface (SSI) Inter-Integrated Circuit (I²C) Interface Inter-Integrated Circuit Sound (I²S) Interface Ethernet Controller Universal Serial Bus (USB) Controller Analog Comparator Package Information Boot Loader Boot Loader

E.1	Ordering Information	1086
E.2	Kits	1086
E.3	Company Information	1087
E.4	Support Information	1087

List of Figures

Figure 1-1.	Stellaris LM3S9B95 Microcontroller High-Level Block Diagram	57
Figure 2-1.	CPU Block Diagram	60
Figure 2-2.	TPIU Block Diagram	68
Figure 5-1.	JTAG Module Block Diagram	79
Figure 5-2.	Test Access Port State Machine	82
Figure 5-3.	IDCODE Register Format	88
Figure 5-4.	BYPASS Register Format	88
Figure 5-5.	Boundary Scan Register Format	88
Figure 6-1.	External Circuitry to Extend Reset	91
Figure 6-2.	Power Architecture	94
Figure 6-3.	Main Clock Tree	96
Figure 7-1.	Flash Block Diagram	195
Figure 8-1.	μDMA Block Diagram	227
Figure 8-2.	Example of Ping-Pong DMA Transaction	233
Figure 8-3.	Memory Scatter-Gather, Setup and Configuration	235
Figure 8-4.	Memory Scatter-Gather, µDMA Copy Sequence	236
Figure 8-5.	Peripheral Scatter-Gather, Setup and Configuration	238
Figure 8-6.	Peripheral Scatter-Gather, µDMA Copy Sequence	239
Figure 9-1.	Digital I/O Pads	292
Figure 9-2.	Analog/Digital I/O Pads	293
Figure 9-3.	GPIODATA Write Example	294
Figure 9-4.	GPIODATA Read Example	294
Figure 10-1.	EPI Block Diagram	343
Figure 11-1.	GPTM Module Block Diagram	389
Figure 11-2.	16-Bit Input Edge-Count Mode Example	394
Figure 11-3.	16-Bit Input Edge-Time Mode Example	395
Figure 11-4.	16-Bit PWM Mode Example	396
Figure 12-1.	WDT Module Block Diagram	
Figure 13-1.	Implementation of Two ADC Blocks	453
Figure 13-2.	ADC Module Block Diagram	453
Figure 13-3.	Internal Voltage Conversion Result	457
Figure 13-4.	External Voltage Conversion Result	
Figure 13-5.	Differential Sampling Range, V _{IN_ODD} = 1.5 V	459
Figure 13-6.	Differential Sampling Range, V _{IN_ODD} = 0.75 V	460
Figure 13-7.	Differential Sampling Range, V _{IN ODD} = 2.25 V	460
Figure 13-8.	Internal Temperature Sensor Characteristic	461
Figure 13-9.	Low-Band Operation (CIC=0x0 and/or CTC=0x0)	463
	Mid-Band Operation (CIC=0x1 and/or CTC=0x1)	
Figure 13-11.	High-Band Operation (CIC=0x3 and/or CTC=0x3)	
Figure 14-1.	UART Module Block Diagram	521
Figure 14-2.	UART Character Frame	522
Figure 14-3.	IrDA Data Modulation	
Figure 15-1.	SSI Module Block Diagram	
Figure 15-2.	TI Synchronous Serial Frame Format (Single Transfer)	
Figure 15-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	574

Figure 15-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	575
Figure 15-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	575
Figure 15-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	576
Figure 15-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	577
Figure 15-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	577
Figure 15-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	578
Figure 15-10.	MICROWIRE Frame Format (Single Frame)	579
Figure 15-11.	MICROWIRE Frame Format (Continuous Transfer)	580
Figure 15-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	580
Figure 16-1.	I ² C Block Diagram	611
Figure 16-2.	I ² C Bus Configuration	611
Figure 16-3.	START and STOP Conditions	612
Figure 16-4.	Complete Data Transfer with a 7-Bit Address	612
Figure 16-5.	R/S Bit in First Byte	612
Figure 16-6.	Data Validity During Bit Transfer on the I ² C Bus	
Figure 16-7.	Master Single SEND	
Figure 16-8.	Master Single RECEIVE	
Figure 16-9.	Master Burst SEND	
-	Master Burst RECEIVE	
•	Master Burst RECEIVE after Burst SEND	
	Master Burst SEND after Burst RECEIVE	
	Slave Command Sequence	
Figure 17-1.	I ² S Block Diagram	
Figure 17-2.	I ² S Data Transfer	
Figure 17-3.	Left-Justified Data Transfer	
Figure 17-4.	Right-Justified Data Transfer	
Figure 18-1.	CAN Controller Block Diagram	
Figure 18-2.	CAN Data/Remote Frame	
Figure 18-3.	Message Objects in a FIFO Buffer	
Figure 18-4.	CAN Bit Time	
Figure 19-1.	Ethernet Controller	
Figure 19-2.	Ethernet Controller Block Diagram	
Figure 19-3.	Ethernet Frame	
Figure 19-4.	Interface to an Ethernet Jack	
Figure 20-1.	USB Module Block Diagram	
Figure 21-1.	Analog Comparator Module Block Diagram	
Figure 21-2.	Structure of Comparator Unit	
Figure 21-3.	Comparator Internal Reference Structure	
Figure 22-1.	PWM Unit Diagram	
Figure 22-2.	PWM Module Block Diagram	
Figure 22-3.	PWM Count-Down Mode	
Figure 22-4.	PWM Count-Up/Down Mode	
Figure 22-5.	PWM Generation Example In Count-Up/Down Mode	
Figure 22-6.	PWM Dead-Band Generator	
Figure 23-1.	QEI Block Diagram	
Figure 23-2.	Quadrature Encoder and Velocity Predivider Operation	
Figure 24-1.	100-Pin LQFP Package Pin Diagram	
Figure 27-1.	Typical Current Across Frequency	

Figure 27-2.	Typical Current Across Temperature	. 999
Figure 27-3.	Load Conditions	1000
Figure 27-4.	JTAG Test Clock Input Timing	1002
Figure 27-5.	JTAG Test Access Port (TAP) Timing	1003
Figure 27-6.	External Reset Timing (RST)	1003
Figure 27-7.	Power-On Reset Timing	1004
Figure 27-8.	Brown-Out Reset Timing	1004
Figure 27-9.	Software Reset Timing	1004
Figure 27-10.	Watchdog Reset Timing	1004
Figure 27-11.	MOSC Failure Reset Timing	1005
Figure 27-12.	SDRAM Initialization and Load Mode Register Timing	1006
Figure 27-13.	SDRAM Read Command Timing	1007
Figure 27-14.	SDRAM Write Command Timing	1008
Figure 27-15.	SDRAM Write Burst Timing	1009
Figure 27-16.	SDRAM Precharge Command Timing	1010
Figure 27-17.	SDRAM CAS Latency Timing	1011
Figure 27-18.	SDRAM Active Row Bank Timing	1012
Figure 27-19.	SRAM Nor Read Timing	1012
Figure 27-20.	General-Purpose Mode Read Timing	1013
Figure 27-21.	General-Purpose Mode Write Timing	1013
Figure 27-22.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	1014
Figure 27-23.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	1015
Figure 27-24.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	1015
Figure 27-25.	I ² C Timing	1015
Figure 27-26.	External XTLP Oscillator Characteristics	1019
Figure 28-1.	100-Pin LQFP Package	1021

List of Tables

lable 1.	Documentation Conventions	31
Table 2-1.	16-Bit Cortex-M3 Instruction Set Summary	61
Table 2-2.	32-Bit Cortex-M3 Instruction Set Summary	63
Table 3-1.	Memory Map	72
Table 4-1.	Exception Types	75
Table 4-2.	Interrupts	76
Table 5-1.	JTAG Port Pins State after Power-On Reset or RST assertion	80
Table 5-2.	JTAG Instruction Register Commands	85
Table 6-1.	Reset Sources	90
Table 6-2.	Clock Source Options	95
Table 6-3.	System Control Register Map	
Table 6-4.	Examples of Possible System Clock Frequencies	121
Table 7-1.	Flash Protection Policy Combinations	197
Table 7-2.	User-Programmable Flash Resident Registers	199
Table 7-3.	Flash Register Map	200
Table 8-1.	DMA Channel Assignments	228
Table 8-2.	Request Type Support	229
Table 8-3.	Control Structure Memory Map	231
Table 8-4.	Channel Control Structure	231
Table 8-5.	μDMA Read Example: 8-Bit Peripheral	240
Table 8-6.	μDMA Interrupt Assignments	241
Table 8-7.	Channel Control Structure Offsets for Channel 30	242
Table 8-8.	Channel Control Word Configuration for Memory Transfer Example	242
Table 8-9.	Channel Control Structure Offsets for Channel 7	243
Table 8-10.	Channel Control Word Configuration for Peripheral Transmit Example	244
Table 8-11.	Primary and Alternate Channel Control Structure Offsets for Channel 8	245
Table 8-12.	Channel Control Word Configuration for Peripheral Ping-Pong Receive Example	246
Table 8-13.	μDMA Register Map	247
Table 9-1.	GPIO Pins With Non-Zero Reset Values	292
Table 9-2.	GPIO Pad Configuration Examples	296
Table 9-3.	GPIO Interrupt Configuration Example	297
Table 9-4.	GPIO Pins With Non-Zero Reset Values	298
Table 9-5.	GPIO Register Map	299
Table 9-6.	GPIO Pins With Non-Zero Reset Values	311
Table 9-7.	GPIO Pins With Non-Zero Reset Values	317
Table 9-8.	GPIO Pins With Non-Zero Reset Values	328
Table 10-1.	EPI Signal Connections	346
Table 10-2.	External Peripheral Interface (EPI) Register Map	352
Table 11-1.	Available CCP Pins	389
Table 11-2.	16-Bit Timer With Prescaler Configurations	392
Table 11-3.	Timers Register Map	400
Table 12-1.	Watchdog Timer Register Map	430
Table 13-1.	Samples and FIFO Depth of Sequencers	
Table 13-2.	Differential Sampling Pairs	458
Table 13-3.	ADC Register Map	466
Table 14-1.	UART Register Map	528

Table 15-1.	SSI Register Map	582
Table 16-1.	Examples of I ² C Master Timer Period versus Speed Mode	614
Table 16-2.	Inter-Integrated Circuit (I ² C) Interface Register Map	623
Table 16-3.	Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)	628
Table 17-1.	I ² S Transmit FIFO Interface	649
Table 17-2.	Crystal Frequency (Values from 3.5795 MHz to 5 MHz)	650
Table 17-3.	Crystal Frequency (Values from 5.12 MHz to 8.192 MHz)	650
Table 17-4.	Crystal Frequency (Values from 10 MHz to 14.3181 MHz)	651
Table 17-5.	Crystal Frequency (Values from 16 MHz to 16.384 MHz)	651
Table 17-6.	I ² S Receive FIFO Interface	653
Table 17-7.	Audio Formats Configuration	655
Table 17-8.	Inter-Integrated Circuit Sound (I ² S) Interface Register Map	655
Table 18-1.	CAN Protocol Ranges	691
Table 18-2.	CAN Register Map	
Table 19-1.	TX & RX FIFO Organization	727
Table 19-2.	Ethernet Register Map	732
Table 20-1.	Remainder (RxMaxP/4)	785
Table 20-2.	Actual Bytes Read	785
Table 20-3.	Packet Sizes That Will Clear RXRDY	785
Table 20-4.	Universal Serial Bus (USB) Controller Register Map	787
Table 21-1.	Internal Reference Voltage and ACREFCTL Field Values	874
Table 21-2.	Analog Comparators Register Map	876
Table 22-1.	PWM Register Map	892
Table 23-1.	QEI Register Map	947
Table 25-1.	GPIO Pins With Default Alternate Functions	961
Table 25-2.	Signals by Pin Number	961
Table 25-3.	Signals by Signal Name	972
Table 25-4.	Signals by Function, Except for GPIO	982
Table 25-5.	GPIO Pins and Alternate Functions	991
Table 26-1.	Temperature Characteristics	993
Table 26-2.	Thermal Characteristics	993
Table 26-3.	ESD Absolute Maximum Ratings	
Table 27-1.	Maximum Ratings	994
Table 27-2.	Recommended DC Operating Conditions	
Table 27-3.	LDO Regulator Characteristics	995
Table 27-4.	Flash Memory Characteristics	995
Table 27-5.	GPIO Module DC Characteristics	
Table 27-6.	USB Controller DC Characteristics	996
Table 27-7.	Ethernet Controller DC Characteristics	996
Table 27-8.	Detailed Current Specifications	
Table 27-9.	Typical Peripheral Current Consumption	999
Table 27-10.	Phase Locked Loop (PLL) Characteristics	1000
Table 27-11.	Actual PLL Frequency	
Table 27-12.	PIOSC Clock Characteristics	
Table 27-13.	30-kHz Clock Characteristics	
Table 27-14.	Main Oscillator Clock Characteristics	
Table 27-15.	MOSC Oscillator Input Characteristics	
Table 27-16	JTAG Characteristics	1002

Table 27-17.	Reset Characteristics	1003
Table 27-18.	GPIO Characteristics	1005
Table 27-19.	EPI Characteristics	1005
Table 27-20.	ADC Characteristics	1013
Table 27-21.	SSI Characteristics	1014
Table 27-22.	I2S Master Clock (Receive and Transmit)	1016
Table 27-23.	I2S Slave Clock (Receive and Transmit)	1016
Table 27-24.	I2S Master Mode	1016
Table 27-25.	I2S Slave Mode	1016
Table 27-26.	100BASE-TX Transmitter Characteristics	1017
Table 27-27.	100BASE-TX Transmitter Characteristics (informative)	1017
Table 27-28.	100BASE-TX Receiver Characteristics	1017
Table 27-29.	10BASE-T Transmitter Characteristics	1017
Table 27-30.	10BASE-T Transmitter Characteristics (informative)	1017
Table 27-31.	10BASE-T Receiver Characteristics	1018
Table 27-32.	Isolation Transformers	1018
Table 27-33.	Ethernet Reference Crystal	1018
Table 27-34.	External XTLP Oscillator Characteristics	
Table 27-35.	Analog Comparator Characteristics	1019
Table 27-36.	Analog Comparator Voltage Reference Characteristics	1020
Table E-1.	Part Ordering Information	

List of Registers

System Co	ntrol	
Register 1:	Device Identification 0 (DID0), offset 0x000	102
Register 2:	Brown-Out Reset Control (PBORCTL), offset 0x030	104
Register 3:	Raw Interrupt Status (RIS), offset 0x050	105
Register 4:	Interrupt Mask Control (IMC), offset 0x054	107
Register 5:	Masked Interrupt Status and Clear (MISC), offset 0x058	109
Register 6:	Reset Cause (RESC), offset 0x05C	111
Register 7:	Run-Mode Clock Configuration (RCC), offset 0x060	113
Register 8:	XTAL to PLL Translation (PLLCFG), offset 0x064	118
Register 9:	GPIO Host-Bus Control (GPIOHBCTL), offset 0x06C	119
Register 10:	Run-Mode Clock Configuration 2 (RCC2), offset 0x070	
Register 11:	Main Oscillator Control (MOSCCTL), offset 0x07C	
Register 12:	Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	125
Register 13:	Deep Sleep Flash Configuration (DSFLASHCFG), offset 0x14C	
Register 14:	Precision Internal Oscillator Calibration (PIOSCCAL), offset 0x150	128
Register 15:	I ² S MCLK Configuration (I2SMCLKCFG), offset 0x170	129
Register 16:	Device Identification 1 (DID1), offset 0x004	131
Register 17:	Device Capabilities 0 (DC0), offset 0x008	133
Register 18:	Device Capabilities 1 (DC1), offset 0x010	134
Register 19:	Device Capabilities 2 (DC2), offset 0x014	137
Register 20:	Device Capabilities 3 (DC3), offset 0x018	140
Register 21:	Device Capabilities 4 (DC4), offset 0x01C	143
Register 22:	Device Capabilities 5 (DC5), offset 0x020	145
Register 23:	Device Capabilities 6 (DC6), offset 0x024	147
Register 24:	Device Capabilities 7 (DC7), offset 0x028	
Register 25:	Device Capabilities 8 ADC Channels (DC8), offset 0x02C	152
Register 26:	Device Capabilities 9 ADC Digital Comparators (DC9), offset 0x190	155
Register 27:	Non-Volatile Memory Information (NVMSTAT), offset 0x1A0	157
Register 28:	Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	158
Register 29:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	161
Register 30:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	164
Register 31:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	167
Register 32:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	171
Register 33:	Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	175
Register 34:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	179
Register 35:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	182
Register 36:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	185
Register 37:	Software Reset Control 0 (SRCR0), offset 0x040	188
Register 38:	Software Reset Control 1 (SRCR1), offset 0x044	190
Register 39:	Software Reset Control 2 (SRCR2), offset 0x048	193
Internal Me	emory	195
Register 1:	Flash Memory Address (FMA), offset 0x000	
Register 2:	Flash Memory Data (FMD), offset 0x004	
Register 3:	Flash Memory Control (FMC), offset 0x008	
Register 4:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	205

Register 5:	Flash Controller Interrupt Mask (FCIM), offset 0x010	206
Register 6:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	207
Register 7:	Flash Memory Control 2 (FMC2), offset 0x020	208
Register 8:	Flash Write Buffer Valid (FWBVAL), offset 0x030	
Register 9:	Flash Write Buffer n (FWBn), offset 0x100 - 0x13C	210
Register 10:	ROM Control (RMCTL), offset 0x0F0	211
Register 11:	ROM Version Register (RMVER), offset 0x0F4	212
Register 12:	Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200	213
Register 13:	Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400	214
Register 14:	User Debug (USER_DBG), offset 0x1D0	
Register 15:	User Register 0 (USER_REG0), offset 0x1E0	
Register 16:	User Register 1 (USER_REG1), offset 0x1E4	
Register 17:	User Register 2 (USER_REG2), offset 0x1E8	
Register 18:	User Register 3 (USER_REG3), offset 0x1EC	
Register 19:	Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204	
Register 20:	Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208	
Register 21:	Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C	
Register 22:	Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404	
Register 23:	Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408	
Register 24:	Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C	225
Micro Direc	ct Memory Access (µDMA)	226
Register 1:	DMA Channel Source Address End Pointer (DMASRCENDP), offset 0x000	249
Register 2:	DMA Channel Destination Address End Pointer (DMADSTENDP), offset 0x004	250
Register 3:	DMA Channel Control Word (DMACHCTL), offset 0x008	
Register 4:	DMA Status (DMASTAT), offset 0x000	256
Register 5:	DMA Configuration (DMACFG), offset 0x004	
Register 6:	DMA Channel Control Base Pointer (DMACTLBASE), offset 0x008	
Register 7:	DMA Alternate Channel Control Base Pointer (DMAALTBASE), offset 0x00C	
Register 8:	DMA Channel Wait-on-Request Status (DMAWAITSTAT), offset 0x010	
Register 9:	DMA Channel Software Request (DMASWREQ), offset 0x014	
Register 10:	DMA Channel Useburst Set (DMAUSEBURSTSET), offset 0x018	
Register 11:	DMA Channel Useburst Clear (DMAUSEBURSTCLR), offset 0x01C	
Register 12:	DMA Channel Request Mask Set (DMAREQMASKSET), offset 0x020	
Register 13:	DMA Channel Request Mask Clear (DMAREQMASKCLR), offset 0x024	
Register 14:	DMA Channel Enable Set (DMAENASET), offset 0x028	
Register 15:	DMA Channel Enable Clear (DMAENACLR), offset 0x02C	
Register 16:	DMA Channel Primary Alternate Set (DMAALTSET), offset 0x030	
Register 17:	DMA Channel Primary Alternate Clear (DMAALTCLR), offset 0x034	
Register 18:	DMA Channel Priority Set (DMAPRIOSET), offset 0x038	
Register 19:	DMA Channel Priority Clear (DMAPRIOCLR), offset 0x03C	
Register 20:	DMA Bus Error Clear (DMAERRCLR), offset 0x04C	
Register 21:	DMA Channel Alternate Select (DMACHALT), offset 0x500	
Register 22:	DMA Channel Interrupt Status (DMACHIS), offset 0x504	
Register 23:	DMA Peripheral Identification 0 (DMAPeriphID0), offset 0xFE0	
Register 24:	DMA Peripheral Identification 1 (DMAPeriphID1), offset 0xFE4	
Register 25:	DMA Peripheral Identification 2 (DMAPeriphID2), offset 0xFE8	
Register 26:	DMA Peripheral Identification 3 (DMAPeriphID3), offset 0xFEC	
Register 27:	DMA Peripheral Identification 4 (DMAPeriphID4), offset 0xFD0	286

Register 28:	DMA PrimeCell Identification 0 (DMAPCellID0), offset 0xFF0	287
Register 29:	DMA PrimeCell Identification 1 (DMAPCellID1), offset 0xFF4	
Register 30:	DMA PrimeCell Identification 2 (DMAPCellID2), offset 0xFF8	
Register 31:	DMA PrimeCell Identification 3 (DMAPCelIID3), offset 0xFFC	290
General-Pu	rpose Input/Outputs (GPIOs)	291
Register 1:	GPIO Data (GPIODATA), offset 0x000	
Register 2:	GPIO Direction (GPIODIR), offset 0x400	
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	304
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	306
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	307
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	308
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	310
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	311
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	313
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	314
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	315
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	316
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	317
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	319
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	320
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	321
Register 19:	GPIO Lock (GPIOLOCK), offset 0x520	323
Register 20:	GPIO Commit (GPIOCR), offset 0x524	324
Register 21:	GPIO Analog Mode Select (GPIOAMSEL), offset 0x528	326
Register 22:	GPIO Port Control (GPIOPCTL), offset 0x52C	328
Register 23:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	330
Register 24:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	331
Register 25:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	332
Register 26:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	333
Register 27:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	334
Register 28:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	335
Register 29:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	336
Register 30:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	337
Register 31:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	338
Register 32:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	339
Register 33:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	340
Register 34:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	341
External Pe	ripheral Interface (EPI)	342
Register 1:	EPI Configuration (EPICFG), offset 0x000	354
Register 2:	EPI Main Baud Rate (EPIBAUD), offset 0x004	
Register 3:	EPI SDRAM Configuration (EPISDRAMCFG), offset 0x010	
Register 4:	EPI Host-Bus 8 Configuration (EPIHB8CFG), offset 0x010	358
Register 5:	EPI General-Purpose Configuration (EPIGPCFG), offset 0x010	
Register 6:	EPI Host-Bus 8 Configuration 2 (EPIHB8CFG2), offset 0x014	
Register 7:	EPI General-Purpose Configuration 2 (EPIGPCFG2), offset 0x014	
Register 8:	EPI Address Map (EPIADDRMAP), offset 0x01C	

Register 9:	EPI Read Size 0 (EPIRSIZE0), offset 0x020	371
Register 10:	EPI Read Size 1 (EPIRSIZE1), offset 0x030	371
Register 11:	EPI Read Address 0 (EPIRADDR0), offset 0x024	372
Register 12:	EPI Read Address 1 (EPIRADDR1), offset 0x034	372
Register 13:	EPI Non-Blocking Read Data 0 (EPIRPSTD0), offset 0x028	373
Register 14:	EPI Non-Blocking Read Data 1 (EPIRPSTD1), offset 0x038	373
Register 15:	EPI Status (EPISTAT), offset 0x060	
Register 16:	EPI Read FIFO Count (EPIRFIFOCNT), offset 0x06C	377
Register 17:	EPI Read FIFO (EPIREADFIFO), offset 0x070	
Register 18:	EPI Read FIFO Alias 1 (EPIREADFIFO1), offset 0x074	378
Register 19:	EPI Read FIFO Alias 2 (EPIREADFIFO2), offset 0x078	
Register 20:	EPI Read FIFO Alias 3 (EPIREADFIFO3), offset 0x07C	378
Register 21:	EPI Read FIFO Alias 4 (EPIREADFIFO4), offset 0x080	378
Register 22:	EPI Read FIFO Alias 5 (EPIREADFIFO5), offset 0x084	
Register 23:	EPI Read FIFO Alias 6 (EPIREADFIFO6), offset 0x088	
Register 24:	EPI Read FIFO Alias 7 (EPIREADFIFO7), offset 0x08C	
Register 25:	EPI FIFO Level Selects (EPIFIFOLVL), offset 0x200	
Register 26:	EPI Write FIFO Count (EPIWFIFOCNT), offset 0x204	
Register 27:	EPI Interrupt Mask (EPIIM), offset 0x210	
Register 28:	EPI Raw Interrupt Status (EPIRIS), offset 0x214	
Register 29:	EPI Masked Interrupt Status (EPIMIS), offset 0x218	
Register 30:	EPI Error Interrupt Status and Clear (EPIEISC), offset 0x21C	386
General-Pu	rpose Timers	388
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	401
Register 2:	GPTM Timer A Mode (GPTMTAMR), offset 0x004	402
Register 3:	GPTM Timer B Mode (GPTMTBMR), offset 0x008	404
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	406
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	411
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	413
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	
Register 9:	GPTM Timer A Interval Load (GPTMTAILR), offset 0x028	
Register 10:	GPTM Timer B Interval Load (GPTMTBILR), offset 0x02C	
Register 11:	GPTM Timer A Match (GPTMTAMATCHR), offset 0x030	
Register 12:	GPTM Timer B Match (GPTMTBMATCHR), offset 0x034	
Register 13:	GPTM Timer A Prescale (GPTMTAPR), offset 0x038	
Register 14:	GPTM Timer B Prescale (GPTMTBPR), offset 0x03C	
Register 15:	GPTM Timer A (GPTMTAR), offset 0x048	
Register 16:	GPTM Timer B (GPTMTBR), offset 0x04C	
Register 17:	GPTM Timer A Value (GPTMTAV), offset 0x050	
Register 18:	GPTM Timer B Value (GPTMTBV), offset 0x054	426
Watchdog ⁻	Timer	427
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	431
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	
Register 3:	Watchdog Control (WDTCTL), offset 0x008	
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	
Reaister 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	437

Register 7:	Watchdog Test (WDTTEST), offset 0x418	438
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	440
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	441
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	442
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	443
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	444
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	445
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	446
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	447
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	448
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	449
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	450
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC	451
Analog-to-I	Digital Converter (ADC)	452
Register 1:	ADC Active Sample Sequencer (ADCACTSS), offset 0x000	469
Register 2:	ADC Raw Interrupt Status (ADCRIS), offset 0x004	470
Register 3:	ADC Interrupt Mask (ADCIM), offset 0x008	
Register 4:	ADC Interrupt Status and Clear (ADCISC), offset 0x00C	474
Register 5:	ADC Overflow Status (ADCOSTAT), offset 0x010	476
Register 6:	ADC Event Multiplexer Select (ADCEMUX), offset 0x014	477
Register 7:	ADC Underflow Status (ADCUSTAT), offset 0x018	481
Register 8:	ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020	482
Register 9:	ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028	484
Register 10:	ADC Sample Averaging Control (ADCSAC), offset 0x030	486
Register 11:	ADC Digital Comparator Interrupt Status and Clear (ADCDCISC), offset 0x034	487
Register 12:	ADC Control (ADCCTL), offset 0x038	489
Register 13:	ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040	490
Register 14:	ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044	492
Register 15:	ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048	495
Register 16:	ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068	495
Register 17:	ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088	495
Register 18:	ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8	495
Register 19:	ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C	496
Register 20:	ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C	496
Register 21:	ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C	496
Register 22:	ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC	496
Register 23:	ADC Sample Sequence 0 Operation (ADCSSOP0), offset 0x050	
Register 24:	ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0), offset 0x054	500
Register 25:	ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060	502
Register 26:	ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080	502
Register 27:	ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064	503
Register 28:	ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084	503
Register 29:	ADC Sample Sequence 1 Operation (ADCSSOP1), offset 0x070	
Register 30:	ADC Sample Sequence 2 Operation (ADCSSOP2), offset 0x090	
Register 31:	ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1), offset 0x074	506
Register 32:	ADC Sample Sequence 2 Digital Comparator Select (ADCSSDC2), offset 0x094	506
Register 33:	ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0	508

Register 34:	ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4	509
Register 35:	ADC Sample Sequence 3 Operation (ADCSSOP3), offset 0x0B0	510
Register 36:	ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3), offset 0x0B4	
Register 37:	ADC Digital Comparator Reset Initial Conditions (ADCDCRIC), offset 0xD00	512
Register 38:	ADC Digital Comparator Control 0 (ADCDCCTL0), offset 0xE00	516
Register 39:	ADC Digital Comparator Control 1 (ADCDCCTL1), offset 0xE04	516
Register 40:	ADC Digital Comparator Control 2 (ADCDCCTL2), offset 0xE08	516
Register 41:	ADC Digital Comparator Control 3 (ADCDCCTL3), offset 0xE0C	516
Register 42:	ADC Digital Comparator Control 4 (ADCDCCTL4), offset 0xE10	516
Register 43:	ADC Digital Comparator Control 5 (ADCDCCTL5), offset 0xE14	516
Register 44:	ADC Digital Comparator Control 6 (ADCDCCTL6), offset 0xE18	
Register 45:	ADC Digital Comparator Control 7 (ADCDCCTL7), offset 0xE1C	
Register 46:	ADC Digital Comparator Range 0 (ADCDCCMP0), offset 0xE40	
Register 47:	ADC Digital Comparator Range 1 (ADCDCCMP1), offset 0xE44	
Register 48:	ADC Digital Comparator Range 2 (ADCDCCMP2), offset 0xE48	
Register 49:	ADC Digital Comparator Range 3 (ADCDCCMP3), offset 0xE4C	
Register 50:	ADC Digital Comparator Range 4 (ADCDCCMP4), offset 0xE50	
Register 51:	ADC Digital Comparator Range 5 (ADCDCCMP5), offset 0xE54	
Register 52:	ADC Digital Comparator Range 6 (ADCDCCMP6), offset 0xE58	
Register 53:	ADC Digital Comparator Range 7 (ADCDCCMP7), offset 0xE5C	519
	synchronous Receivers/Transmitters (UARTs)	520
Register 1:	UART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART IrDA Low-Power Register (UARTILPR), offset 0x020	
Register 5:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	
Register 6:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	
Register 7:	UART Line Control (UARTLCRH), offset 0x02C	
Register 8:	UART Control (UARTCTL), offset 0x030	
Register 9:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	
Register 10:	UART Interrupt Mask (UARTIM), offset 0x038	
Register 11:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	
Register 12:	UART Masked Interrupt Status (UARTMIS), offset 0x040	
Register 13:	UART Interrupt Clear (UARTICR), offset 0x044	
Register 14:	UART DMA Control (UARTDMACTL), offset 0x048	554
Register 15:	UART LIN Control (UARTLCTL), offset 0x090	
Register 16:	UART LIN Snap Shot (UARTLSS), offset 0x094	
Register 17:	UART LIN Timer (UARTLTIM), offset 0x098	
Register 18:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	
Register 19:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	
Register 20:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	
Register 21:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	
Register 22:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	
Register 23:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	
Register 24:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	
Register 25:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	
Register 26:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	
Register 27:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	567

Register 28:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	508
Register 29:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	569
Synchrono	us Serial Interface (SSI)	570
Register 1:	SSI Control 0 (SSICR0), offset 0x000	
Register 2:	SSI Control 1 (SSICR1), offset 0x004	586
Register 3:	SSI Data (SSIDR), offset 0x008	588
Register 4:	SSI Status (SSISR), offset 0x00C	589
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	591
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	
Register 10:	SSI DMA Control (SSIDMACTL), offset 0x024	
Register 11:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	
Register 12:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	
Register 13:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	
Register 14:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	
Register 15:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	
Register 16:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	
Register 17:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	
Register 18:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	
Register 19:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	
Register 20:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	
Register 21:	SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8	
Register 22:	SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC	
•	rated Circuit (I ² C) Interface	
Register 1:	I ² C Master Slave Address (I2CMSA), offset 0x000	
Register 2:	I ² C Master Control/Status (I2CMCS), offset 0x004	626
Register 3:	I ² C Master Data (I2CMDR), offset 0x008	630
Register 4:	I ² C Master Timer Period (I2CMTPR), offset 0x00C	631
Register 5:	I ² C Master Interrupt Mask (I2CMIMR), offset 0x010	632
Register 6:	I ² C Master Raw Interrupt Status (I2CMRIS), offset 0x014	633
Register 7:	I ² C Master Masked Interrupt Status (I2CMMIS), offset 0x018	634
Register 8:	I ² C Master Interrupt Clear (I2CMICR), offset 0x01C	635
Register 9:	I ² C Master Configuration (I2CMCR), offset 0x020	636
Register 10:	I ² C Slave Own Address (I2CSOAR), offset 0x000	637
Register 11:	I ² C Slave Control/Status (I2CSCSR), offset 0x004	638
Register 12:	I ² C Slave Data (I2CSDR), offset 0x008	640
Register 13:	I ² C Slave Interrupt Mask (I2CSIMR), offset 0x00C	641
Register 14:	I ² C Slave Raw Interrupt Status (I2CSRIS), offset 0x010	
Register 15:	I ² C Slave Masked Interrupt Status (I2CSMIS), offset 0x014	
Register 16:	I ² C Slave Interrupt Clear (I2CSICR), offset 0x018	
_	rated Circuit Sound (I ² S) Interface	
Register 1:	I ² S Transmit FIFO Data (I2STXFIFO), offset 0x000	
Register 2:	I ² S Transmit FIFO Configuration (I2STXFIFOCFG), offset 0x004	
Register 3:	I ² S Transmit Module Configuration (I2STXCFG), offset 0x004	
Register 4:	12S Transmit FIFO Limit (I2STXLIMIT), offset 0x00C	
	LA TRANSPORTE LE LA CHUNE RECATACIONE LA CUISELVAUUL	

Register 5:	12S Transmit Interrupt Status and Mask (I2STXISM), offset 0x010	662
Register 6:	I ² S Transmit FIFO Level (I2STXLEV), offset 0x018	663
Register 7:	I ² S Receive FIFO Data (I2SRXFIFO), offset 0x800	664
Register 8:	I ² S Receive FIFO Configuration (I2SRXFIFOCFG), offset 0x804	665
Register 9:	I ² S Receive Module Configuration (I2SRXCFG), offset 0x808	666
Register 10:	I ² S Receive FIFO Limit (I2SRXLIMIT), offset 0x80C	668
Register 11:	I ² S Receive Interrupt Status and Mask (I2SRXISM), offset 0x810	669
Register 12:	I ² S Receive FIFO Level (I2SRXLEV), offset 0x818	
Register 13:	I ² S Module Configuration (I2SCFG), offset 0xC00	
Register 14:	I ² S Interrupt Mask (I2SIM), offset 0xC10	
Register 15:	I ² S Raw Interrupt Status (I2SRIS), offset 0xC14	
Register 16:	I ² S Masked Interrupt Status (I2SMIS), offset 0xC18	
Register 17:	I ² S Interrupt Clear (I2SIC), offset 0xC1C	
•	Area Network (CAN) Module	
Register 1:	CAN Control (CANCTL), offset 0x000	
Register 2:	CAN Status (CANSTS), offset 0x004	
Register 3:	CAN Error Counter (CANERR), offset 0x008	
Register 4:	CAN Bit Timing (CANBIT), offset 0x00C	
Register 5:	CAN Interrupt (CANINT), offset 0x010	
Register 6:	CAN Test (CANTST), offset 0x014	
Register 7:	CAN Baud Rate Prescaler Extension (CANBRPE), offset 0x018	
Register 8:	CAN IF1 Command Request (CANIF1CRQ), offset 0x020	
Register 9:	CAN IF2 Command Request (CANIF2CRQ), offset 0x080	
Register 10:	CAN IF1 Command Mask (CANIF1CMSK), offset 0x024	
Register 11:	CAN IF2 Command Mask (CANIF2CMSK), offset 0x084	
Register 12:	CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028	
Register 13:	CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088	
Register 14:	CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C	
Register 15:	CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C	712
Register 16:	CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030	713
Register 17:	CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090	713
Register 18:	CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034	714
Register 19:	CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094	714
Register 20:	CAN IF1 Message Control (CANIF1MCTL), offset 0x038	716
Register 21:	CAN IF2 Message Control (CANIF2MCTL), offset 0x098	716
Register 22:	CAN IF1 Data A1 (CANIF1DA1), offset 0x03C	718
Register 23:	CAN IF1 Data A2 (CANIF1DA2), offset 0x040	718
Register 24:	CAN IF1 Data B1 (CANIF1DB1), offset 0x044	718
Register 25:	CAN IF1 Data B2 (CANIF1DB2), offset 0x048	
Register 26:	CAN IF2 Data A1 (CANIF2DA1), offset 0x09C	
Register 27:	CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0	
Register 28:	CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4	
Register 29:	CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8	
Register 30:	CAN Transmission Request 1 (CANTXRQ1), offset 0x100	
Register 31:	CAN Transmission Request 2 (CANTXRQ2), offset 0x104	
Register 32:	CAN New Data 1 (CANNWDA1), offset 0x120	
Register 33:	CAN New Data 2 (CANNWDA2), offset 0x124	720

Register 34:	CAN Message 1 Interrupt Pending (CANMSG1IN1), offset 0x140	. /21
Register 35:	CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144	
Register 36:	CAN Message 1 Valid (CANMSG1VAL), offset 0x160	. 722
Register 37:	CAN Message 2 Valid (CANMSG2VAL), offset 0x164	. 722
Ethernet Co	ontroller	723
Register 1:	Ethernet MAC Raw Interrupt Status/Acknowledge (MACRIS/MACIACK), offset 0x000	
Register 2:	Ethernet MAC Interrupt Mask (MACIM), offset 0x004	
Register 3:	Ethernet MAC Receive Control (MACRCTL), offset 0x008	
Register 4:	Ethernet MAC Transmit Control (MACTCTL), offset 0x00C	
Register 5:	Ethernet MAC Data (MACDATA), offset 0x010	
Register 6:	Ethernet MAC Individual Address 0 (MACIA0), offset 0x014	
Register 7:	Ethernet MAC Individual Address 1 (MACIA1), offset 0x018	
Register 8:	Ethernet MAC Threshold (MACTHR), offset 0x01C	
Register 9:	Ethernet MAC Management Control (MACMCTL), offset 0x020	
Register 10:	Ethernet MAC Management Divider (MACMDV), offset 0x024	
Register 11:	Ethernet MAC Management Transmit Data (MACMTXD), offset 0x02C	
Register 12:	Ethernet MAC Management Receive Data (MACMRXD), offset 0x030	
Register 13:	Ethernet MAC Number of Packets (MACNP), offset 0x034	
Register 14:	Ethernet MAC Transmission Request (MACTR), offset 0x038	
Register 15:	Ethernet MAC Timer Support (MACTS), offset 0x03C	
Register 16:	Ethernet MAC LED Encoding (MACLED), offset 0x040	
Register 17:	Ethernet PHY MDIX (MDIX), offset 0x044	
Register 18:	Ethernet PHY Management Register 0 – Control (MR0), address 0x00	
Register 19:	Ethernet PHY Management Register 1 – Status (MR1), address 0x01	
Register 20:	Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2), address 0x02	
Register 21:	Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3), address 0x03	
Register 22:	Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4), address 0x04	
Register 23:	Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5), address 0x05	
Register 24:	Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6), address 0x06	
Register 25:	Ethernet PHY Management Register 16 – Vendor-Specific (MR16), address 0x10	. 765
Register 26:	Ethernet PHY Management Register 17 – Mode Control/Status (MR17), address 0x11	
Register 27:	Ethernet PHY Management Register 27 – Special Control/Status (MR27), address 0x1B	
Register 28:	Ethernet PHY Management Register 29 – Interrupt Status (MR29), address 0x1D	
Register 29:	Ethernet PHY Management Register 30 – Interrupt Mask (MR30), address 0x1E	
Register 30:	Ethernet PHY Management Register 31 – PHY Special Control/Status (MR31), address 0x1F	
Universal S	Serial Bus (USB) Controller	
Register 1:	USB Device Functional Address (USBFADDR), offset 0x000	
Register 2:	USB Power (USBPOWER), offset 0x001	
Register 3:	USB Transmit Interrupt Status (USBTXIS), offset 0x002	
Register 4:	USB Receive Interrupt Status (USBRXIS), offset 0x004	
Register 5:	USB Transmit Interrupt Enable (USBTXIE), offset 0x004	
Register 6:	USB Receive Interrupt Enable (USBRXIE), offset 0x008	
Register 7:	USB General Interrupt Status (USBIS), offset 0x00A	
Register 8:	USB Interrupt Enable (USBIE), offset 0x00B	

Register 9:	USB Frame Value (USBFRAME), offset 0x00C	802
Register 10:	USB Endpoint Index (USBEPIDX), offset 0x00E	803
Register 11:	USB Test Mode (USBTEST), offset 0x00F	804
Register 12:	USB FIFO Endpoint 0 (USBFIFO0), offset 0x020	806
Register 13:	USB FIFO Endpoint 1 (USBFIFO1), offset 0x024	806
Register 14:	USB FIFO Endpoint 2 (USBFIFO2), offset 0x028	806
Register 15:	USB FIFO Endpoint 3 (USBFIFO3), offset 0x02C	806
Register 16:	USB Device Control (USBDEVCTL), offset 0x060	807
Register 17:	USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ), offset 0x062	810
Register 18:	USB Receive Dynamic FIFO Sizing (USBRXFIFOSZ), offset 0x063	810
Register 19:	USB Transmit FIFO Start Address (USBTXFIFOADD), offset 0x064	811
Register 20:	USB Receive FIFO Start Address (USBRXFIFOADD), offset 0x066	811
Register 21:	USB Connect Timing (USBCONTIM), offset 0x07A	812
Register 22:	USB OTG VBus Pulse Timing (USBVPLEN), offset 0x07B	813
Register 23:	USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF), offset 0x07D	814
Register 24:	USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF), offset 0x07E	815
Register 25:	USB Transmit Functional Address Endpoint 0 (USBTXFUNCADDR0), offset 0x080	816
Register 26:	USB Transmit Functional Address Endpoint 1 (USBTXFUNCADDR1), offset 0x088	816
Register 27:	USB Transmit Functional Address Endpoint 2 (USBTXFUNCADDR2), offset 0x090	816
Register 28:	USB Transmit Functional Address Endpoint 3 (USBTXFUNCADDR3), offset 0x098	816
Register 29:	USB Transmit Hub Address Endpoint 0 (USBTXHUBADDR0), offset 0x082	817
Register 30:	USB Transmit Hub Address Endpoint 1 (USBTXHUBADDR1), offset 0x08A	817
Register 31:	USB Transmit Hub Address Endpoint 2 (USBTXHUBADDR2), offset 0x092	817
Register 32:	USB Transmit Hub Address Endpoint 3 (USBTXHUBADDR3), offset 0x09A	817
Register 33:	USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT0), offset 0x083	818
Register 34:	USB Transmit Hub Port Endpoint 1 (USBTXHUBPORT1), offset 0x08B	818
Register 35:	USB Transmit Hub Port Endpoint 2 (USBTXHUBPORT2), offset 0x093	818
Register 36:	USB Transmit Hub Port Endpoint 3 (USBTXHUBPORT3), offset 0x09B	818
Register 37:	USB Receive Functional Address Endpoint 1 (USBRXFUNCADDR1), offset 0x08C	819
Register 38:	USB Receive Functional Address Endpoint 2 (USBRXFUNCADDR2), offset 0x094	819
Register 39:	USB Receive Functional Address Endpoint 3 (USBRXFUNCADDR3), offset 0x09C	819
Register 40:	USB Receive Hub Address Endpoint 1 (USBRXHUBADDR1), offset 0x08E	820
Register 41:	USB Receive Hub Address Endpoint 2 (USBRXHUBADDR2), offset 0x096	820
Register 42:	USB Receive Hub Address Endpoint 3 (USBRXHUBADDR3), offset 0x09E	820
Register 43:	USB Receive Hub Port Endpoint 1 (USBRXHUBPORT1), offset 0x08F	821
Register 44:	USB Receive Hub Port Endpoint 2 (USBRXHUBPORT2), offset 0x097	821
Register 45:	USB Receive Hub Port Endpoint 3 (USBRXHUBPORT3), offset 0x09F	821
Register 46:	USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1), offset 0x110	822
Register 47:	USB Maximum Transmit Data Endpoint 2 (USBTXMAXP2), offset 0x120	822
Register 48:	USB Maximum Transmit Data Endpoint 3 (USBTXMAXP3), offset 0x130	822
Register 49:	USB Control and Status Endpoint 0 Low (USBCSRL0), offset 0x102	823
Register 50:	USB Control and Status Endpoint 0 High (USBCSRH0), offset 0x103	826
Register 51:	USB Receive Byte Count Endpoint 0 (USBCOUNT0), offset 0x108	
Register 52:	USB Type Endpoint 0 (USBTYPE0), offset 0x10A	
Register 53:	USB NAK Limit (USBNAKLMT), offset 0x10B	830
Register 54:	USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1), offset 0x112	
Register 55:	USB Transmit Control and Status Endpoint 2 Low (USBTXCSRL2), offset 0x122	
Register 56:	USB Transmit Control and Status Endpoint 3 Low (USBTXCSRL3), offset 0x132	

Register 5)/: U	ITAINSMIT CONTROL and Status Endpoint 1 High (USBTXCSRH1), offset 0x113	834
Register 5		ISB Transmit Control and Status Endpoint 2 High (USBTXCSRH2), offset 0x123	
Register 5		ISB Transmit Control and Status Endpoint 3 High (USBTXCSRH3), offset 0x133	
Register 6		ISB Maximum Receive Data Endpoint 1 (USBRXMAXP1), offset 0x114	
Register 6	31: U	ISB Maximum Receive Data Endpoint 2 (USBRXMAXP2), offset 0x124	837
Register 6	32: U	ISB Maximum Receive Data Endpoint 3 (USBRXMAXP3), offset 0x134	837
Register 6	3: U	ISB Receive Control and Status Endpoint 1 Low (USBRXCSRL1), offset 0x116	838
Register 6	64: U	ISB Receive Control and Status Endpoint 2 Low (USBRXCSRL2), offset 0x126	838
Register 6	35: U	ISB Receive Control and Status Endpoint 3 Low (USBRXCSRL3), offset 0x136	838
Register 6	86: U	ISB Receive Control and Status Endpoint 1 High (USBRXCSRH1), offset 0x117	841
Register 6	87: U	ISB Receive Control and Status Endpoint 2 High (USBRXCSRH2), offset 0x127	841
Register 6	8: U	ISB Receive Control and Status Endpoint 3 High (USBRXCSRH3), offset 0x137	841
Register 6	89: U	ISB Receive Byte Count Endpoint 1 (USBRXCOUNT1), offset 0x118	844
Register 7	'0: U	ISB Receive Byte Count Endpoint 2 (USBRXCOUNT2), offset 0x128	844
Register 7	'1: U	ISB Receive Byte Count Endpoint 3 (USBRXCOUNT3), offset 0x138	844
Register 7	'2: U	ISB Host Transmit Configure Type Endpoint 1 (USBTXTYPE1), offset 0x11A	845
Register 7	'3: U	ISB Host Transmit Configure Type Endpoint 2 (USBTXTYPE2), offset 0x12A	845
Register 7	'4: U	ISB Host Transmit Configure Type Endpoint 3 (USBTXTYPE3), offset 0x13A	845
Register 7	'5: U	ISB Host Transmit Interval Endpoint 1 (USBTXINTERVAL1), offset 0x11B	847
Register 7	'6: U	ISB Host Transmit Interval Endpoint 2 (USBTXINTERVAL2), offset 0x12B	847
Register 7		ISB Host Transmit Interval Endpoint 3 (USBTXINTERVAL3), offset 0x13B	
Register 7		ISB Host Configure Receive Type Endpoint 1 (USBRXTYPE1), offset 0x11C	
Register 7		ISB Host Configure Receive Type Endpoint 2 (USBRXTYPE2), offset 0x12C	
Register 8		ISB Host Configure Receive Type Endpoint 3 (USBRXTYPE3), offset 0x13C	
Register 8		ISB Host Receive Polling Interval Endpoint 1 (USBRXINTERVAL1), offset 0x11D	
Register 8		ISB Host Receive Polling Interval Endpoint 2 (USBRXINTERVAL2), offset 0x12D	
Register 8		ISB Host Receive Polling Interval Endpoint 3 (USBRXINTERVAL3), offset 0x13D	
Register 8		ISB Request Packet Count in Block Transfer Endpoint 1 (USBRQPKTCOUNT1), offset x304	851
Register 8	35: U	ISB Request Packet Count in Block Transfer Endpoint 2 (USBRQPKTCOUNT2), offset x308	
Register 8		ISB Request Packet Count in Block Transfer Endpoint 3 (USBRQPKTCOUNT3), offset	00 1
rtegiotere		x30C	851
Register 8		ISB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS), offset 0x340	
Register 8		ISB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS), offset 0x342	
Register 8		ISB External Power Control (USBEPC), offset 0x400	
Register 9		ISB External Power Control Raw Interrupt Status (USBEPCRIS), offset 0x404	
Register 9		ISB External Power Control Interrupt Mask (USBEPCIM), offset 0x408	
Register 9		ISB External Power Control Interrupt Status and Clear (USBEPCISC), offset 0x40C	
Register 9		ISB Device Resume Raw Interrupt Status (USBDRRIS), offset 0x410	
Register 9		ISB Device Resume Interrupt Mask (USBDRIM), offset 0x414	
Register 9		ISB Device Resume Interrupt Status and Clear (USBDRISC), offset 0x418	
Register 9		ISB VBUS Droop Control (USBVDC), offset 0x430	
Register 9		ISB VBUS Droop Control Raw Interrupt Status (USBVDCRIS), offset 0x434	
Register 9		ISB VBUS Droop Control Interrupt Mask (USBVDCIM), offset 0x438	
Register 9		ISB VBUS Droop Control Interrupt Status and Clear (USBVDCISC), offset 0x43C	
•		ISB ID Valid Detect Raw Interrupt Status (USBIDVRIS), offset 0x444	
-		ISB ID Valid Detect Interrupt Mask (USBIDVIM), offset 0x448	
-		ISB ID Valid Detect Interrupt Status and Clear (USBIDVISC), offset 0x44C	

Register	103:	USB End-Point Select (USBEPS), offset 0x450	870
Analog	Con	nparators	872
Register		Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000	
Register	2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004	878
Register	3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x008	
Register		Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010	
Register		Analog Comparator Status 0 (ACSTAT0), offset 0x020	
Register		Analog Comparator Status 1 (ACSTAT1), offset 0x040	
Register	7:	Analog Comparator Status 2 (ACSTAT2), offset 0x060	
Register	8:	Analog Comparator Control 0 (ACCTL0), offset 0x024	882
Register	9:	Analog Comparator Control 1 (ACCTL1), offset 0x044	882
Register		Analog Comparator Control 2 (ACCTL2), offset 0x064	
_		Modulator (PWM)	
Register		PWM Master Control (PWMCTL), offset 0x000	
Register		PWM Time Base Sync (PWMSYNC), offset 0x004	
Register		PWM Output Enable (PWMENABLE), offset 0x008	
Register		PWM Output Inversion (PWMINVERT), offset 0x00C	
Register		PWM Output Fault (PWMFAULT), offset 0x010	
Register		PWM Interrupt Enable (PWMINTEN), offset 0x014	
Register		PWM Raw Interrupt Status (PWMRIS), offset 0x018	
Register		PWM Interrupt Status and Clear (PWMISC), offset 0x01C	
Register		PWM Status (PWMSTATUS), offset 0x020	
Register		PWM Fault Condition Value (PWMFAULTVAL), offset 0x024	
Register		PWM0 Control (PWM0CTL), offset 0x040	
Register		PWM1 Control (PWM1CTL), offset 0x080	
Register		PWM2 Control (PWM2CTL), offset 0x0C0	
Register		PWM3 Control (PWM3CTL), offset 0x100	
Register		PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044	
Register		PWM1 Interrupt and Trigger Enable (PWM1INTEN), offset 0x084	
Register		PWM2 Interrupt and Trigger Enable (PWM2INTEN), offset 0x0C4	
Register		PWM3 Interrupt and Trigger Enable (PWM3INTEN), offset 0x104	
Register		PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048	
Register		PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088	
Register		PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8	
Register		PWM3 Raw Interrupt Status (PWM3RIS), offset 0x108	
Register		PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C	
Register		PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C	
Register		PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC	
Register		PWM3 Interrupt Status and Clear (PWM3ISC), offset 0x10C	
Register		PWM0 Load (PWM0LOAD), offset 0x050	
Register		PWM1 Load (PWM1LOAD), offset 0x090	
Register		PWM2 Load (PWM2LOAD), offset 0x0D0	
Register		PWM3 Load (PWM3LOAD), offset 0x110	
Register		PWM0 Counter (PWM0COUNT), offset 0x054	
Register		PWM1 Counter (PWM1COUNT), offset 0x094	
Register		PWM2 Counter (PWM2COUNT), offset 0x0D4	
Register		PWM3 Counter (PWM3COUNT), offset 0x114	
Register		PWM0 Compare A (PWM0CMPA), offset 0x058	

Register 36:	PWM1 Compare A (PWM1CMPA), offset 0x098	922
Register 37:	PWM2 Compare A (PWM2CMPA), offset 0x0D8	922
Register 38:	PWM3 Compare A (PWM3CMPA), offset 0x118	922
Register 39:	PWM0 Compare B (PWM0CMPB), offset 0x05C	923
Register 40:	PWM1 Compare B (PWM1CMPB), offset 0x09C	923
Register 41:	PWM2 Compare B (PWM2CMPB), offset 0x0DC	923
Register 42:	PWM3 Compare B (PWM3CMPB), offset 0x11C	923
Register 43:	PWM0 Generator A Control (PWM0GENA), offset 0x060	924
Register 44:	PWM1 Generator A Control (PWM1GENA), offset 0x0A0	924
Register 45:	PWM2 Generator A Control (PWM2GENA), offset 0x0E0	924
Register 46:	PWM3 Generator A Control (PWM3GENA), offset 0x120	924
Register 47:	PWM0 Generator B Control (PWM0GENB), offset 0x064	927
Register 48:	PWM1 Generator B Control (PWM1GENB), offset 0x0A4	927
Register 49:	PWM2 Generator B Control (PWM2GENB), offset 0x0E4	
Register 50:	PWM3 Generator B Control (PWM3GENB), offset 0x124	
Register 51:	PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068	930
Register 52:	PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8	
Register 53:	PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8	
Register 54:	PWM3 Dead-Band Control (PWM3DBCTL), offset 0x128	
Register 55:	PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C	
Register 56:	PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC	
Register 57:	PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC	
Register 58:	PWM3 Dead-Band Rising-Edge Delay (PWM3DBRISE), offset 0x12C	
Register 59:	PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070	
Register 60:	PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0	
Register 61:	PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0	
Register 62:	PWM3 Dead-Band Falling-Edge-Delay (PWM3DBFALL), offset 0x130	
Register 63:	PWM0 Fault Source 0 (PWM0FLTSRC0), offset 0x074	
Register 64:	PWM1 Fault Source 0 (PWM1FLTSRC0), offset 0x0B4	
Register 65:	PWM2 Fault Source 0 (PWM2FLTSRC0), offset 0x0F4	
Register 66:	PWM3 Fault Source 0 (PWM3FLTSRC0), offset 0x134	933
Register 67:	PWM0 Fault Source 1 (PWM0FLTSRC1), offset 0x078	935
Register 68:	PWM1 Fault Source 1 (PWM1FLTSRC1), offset 0x0B8	
Register 69:	PWM2 Fault Source 1 (PWM2FLTSRC1), offset 0x0F8	
Register 70:	PWM3 Fault Source 1 (PWM3FLTSRC1), offset 0x138	935
Register 71:	PWM0 Minimum Fault Period (PWM0MINFLTPER), offset 0x07C	
Register 72:	PWM1 Minimum Fault Period (PWM1MINFLTPER), offset 0x0BC	
Register 73:	PWM2 Minimum Fault Period (PWM2MINFLTPER), offset 0x0FC	
Register 74:	PWM3 Minimum Fault Period (PWM3MINFLTPER), offset 0x13C	
Register 75:	PWM0 Fault Pin Logic Sense (PWM0FLTSEN), offset 0x800	
Register 76:	PWM1 Fault Pin Logic Sense (PWM1FLTSEN), offset 0x880	
Register 77:	PWM2 Fault Pin Logic Sense (PWM2FLTSEN), offset 0x900	
Register 78:	PWM3 Fault Pin Logic Sense (PWM3FLTSEN), offset 0x980	
Register 79:	PWM0 Fault Status 0 (PWM0FLTSTAT0), offset 0x804	
Register 80:	PWM1 Fault Status 0 (PWM1FLTSTAT0), offset 0x884	
Register 81:	PWM2 Fault Status 0 (PWM2FLTSTAT0), offset 0x904	
Register 82:	PWM3 Fault Status 0 (PWM3FLTSTAT0), offset 0x984	
Register 83:	PWM0 Fault Status 1 (PWM0FLTSTAT1), offset 0x808	

Register 84:	PWM1 Fault Status 1 (PWM1FLISTAL1), offset 0x888	941
Register 85:	PWM2 Fault Status 1 (PWM2FLTSTAT1), offset 0x908	941
Register 86:	PWM3 Fault Status 1 (PWM3FLTSTAT1), offset 0x988	941
Quadrature	Encoder Interface (QEI)	943
Register 1:	QEI Control (QEICTL), offset 0x000	948
Register 2:	QEI Status (QEISTAT), offset 0x004	950
Register 3:	QEI Position (QEIPOS), offset 0x008	951
Register 4:	QEI Maximum Position (QEIMAXPOS), offset 0x00C	952
Register 5:	QEI Timer Load (QEILOAD), offset 0x010	953
Register 6:	QEI Timer (QEITIME), offset 0x014	954
Register 7:	QEI Velocity Counter (QEICOUNT), offset 0x018	955
Register 8:	QEI Velocity (QEISPEED), offset 0x01C	956
Register 9:	QEI Interrupt Enable (QEIINTEN), offset 0x020	957
Register 10:	QEI Raw Interrupt Status (QEIRIS), offset 0x024	
Register 11:	QEI Interrupt Status and Clear (QEIISC), offset 0x028	959

About This Document

This data sheet provides reference information for the LM3S9B95 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex™-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual
- Stellaris[®] Peripheral Driver Library User's Guide
- Stellaris[®] ROM User's Guide

The following related documents are also referenced:

■ IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 1 on page 31.

Table 1. Documentation Conventions

Notation	Meaning		
General Register Nota	General Register Notation		
REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0 , SRCR1 , and SRCR2 .		
bit	A single bit in a register.		
bit field	Two or more consecutive and related bits.		
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 72.		

Notation	Meaning
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.
RO	Software can read this field. Always write the chip reset value.
R/W	Software can read or write this field.
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.
R/W1S	Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register.
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.
	This register is typically used to clear the corresponding bit in an interrupt register.
WO	Only a write by software is valid; a read of the register returns no meaningful data.
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.
0	Bit cleared to 0 on chip reset.
1	Bit set to 1 on chip reset.
-	Nondeterministic.
Pin/Signal Notation	
[]	Pin alternate function; a pin defaults to the signal without the brackets.
pin	Refers to the physical connection on the package.
signal	Refers to the electrical signal encoding of a pin.
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
X	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.

Notation	Meaning
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.

1 Architectural Overview

Luminary Micro is the industry leader in bringing 32-bit capabilities and the full benefits of ARM® Cortex-M3™-based microcontrollers to the broadest reach of the microcontroller market. For current users of 8- and 16-bit MCUs, Stellaris® with Cortex-M3 offers a direct path to the strongest ecosystem of development tools, software and knowledge in the industry. Designers who migrate to Stellaris® benefit from great tools, small code footprint and outstanding performance. Even more important, designers can enter the ARM ecosystem with full confidence in a compatible roadmap from \$1 to 1 GHz. For users of current 32-bit MCUs, the Stellaris® family offers the industry's first implementation of Cortex-M3 and the Thumb-2 instruction set. With blazingly-fast responsiveness, Thumb-2 technology combines both 16-bit and 32-bit instructions to deliver the best balance of code density and performance. Thumb-2 uses 26 percent less memory than pure 32-bit code to reduce system cost while delivering 25 percent better performance. The Luminary Micro Stellaris® family of microcontrollers—the first ARM® Cortex™-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The LM3S9B95 microcontroller has the following features:

- ARM® Cortex™-M3 Processor Core
 - 80 and 100-MHz operation; 100 and 125 DMIPS performance
 - ARM Cortex SysTick Timer
 - Nested Vectored Interrupt Controller (NVIC)
- On-Chip Memory
 - 256 KB single-cycle Flash
 - 96 KB single-cycle SRAM
 - Internal ROM loaded with StellarisWare software:
 - Stellaris[®] Peripheral Driver Library
 - Stellaris[®] Boot Loader
 - Advanced Encryption Standard (AES) cryptography tables
 - Cyclic Redundancy Check (CRC) error detection functionality
- External Peripheral Interface (EPI)
 - 8/16/32-bit dedicated parallel bus for external peripherals
 - Supports SDRAM, SRAM/Flash, FPGAs, CPLDs
- Advanced Serial Integration
 - 10/100 Ethernet MAC and PHY with IEEE 1588 PTP hardware support
 - Two CAN 2.0 A/B controllers

- USB 2.0 OTG/Host/Device
- Three UARTs with IrDA and ISO 7816 support (one UART with full modem controls)
- Two I²C modules
- Two Synchronous Serial Interface modules (SSI)
- Integrated Interchip Sound (I²S) module

System Integration

- Direct Memory Access Controller (DMA)
- System control and clocks including on-chip precision 16-MHz oscillator
- Four 32-bit timers (up to eight 16-bit)
- Eight Capture Compare PWM pins (CCP)
- Real-Time Clock
- Two Watchdog Timers
 - · One timer runs off the main oscillator
 - One timer runs off the precision internal oscillator
- 0-65 GPIOs, depending on configuration
 - Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
 - Independently configurable to 2, 4 or 8 mA drive capability
 - Up to 4 GPIOs can have 18 mA drive capability

Advanced Motion Control

- Eight advanced PWM outputs for motion and energy applications
- Four fault inputs to promote low-latency shutdown
- Two Quadrature Encoder Inputs (QEI)

Analog

- Two 10-bit Analog-to-Digital Converters (ADC) with sixteen analog input channels and sample rate of one million samples/second
- Three Analog Comparators
- 16 Digital Comparators
- On-chip voltage regulator
- JTAG and ARM Serial Wire Debug (SWD)

- 100-pin LQFP package
- Industrial (-40°C to 85°C) Temperature Range

The LM3S9B95 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.

In addition, the LM3S9B95 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S9B95 microcontroller is code-compatible to all members of the extensive Stellaris® family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See "Ordering and Contact Information" on page 1086 for ordering information for Stellaris® family devices.

1.1 Functional Overview

The following sections provide an overview of the features of the LM3S9B95 microcontroller. The page number in parentheses indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 1086.

1.1.1 ARM Cortex™-M3

The following sections provide an overview of the ARM Cortex[™]-M3 processor core and instruction set, the integrated System Timer (SysTick) and the Nested Vectored Interrupt Controller.

1.1.1.1 Processor Core (see page 59)

All members of the Stellaris[®] product family, including the LM3S9B95 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

- 32-bit ARM® Cortex™-M3 v7M architecture optimized for small-footprint embedded applications
- Thumb-2 mixed 16-/32-bit instruction set, delivers the high performance expected of from a 32-bit ARM core in a compact memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller-class applications
 - Single-cycle multiply instruction and hardware divide
 - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
 - Unaligned data access, enabling data to be efficiently packed into memory
- Harvard architecture characterized by separate buses for instruction and data

- Memory protection unit (MPU) to provide a privileged mode for protected operating system functionality
- Migration from the ARM7[™] processor family for better performance and power efficiency
- Optimized for single-cycle Flash usage
- 80 and 100-MHz operation
- 1.25 DMIPS/MHz

"ARM Cortex-M3 Processor Core" on page 59 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

1.1.1.2 System Timer (SysTick) (see page 69)

ARM Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit, clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer that fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine
- A high-speed alarm timer using the system clock
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter
- A simple counter used to measure time to completion and time used
- An internal clock-source control based on missing/meeting durations. The COUNTFLAG field in the SysTick Control and Status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop

1.1.1.3 Nested Vectored Interrupt Controller (NVIC) (see page 75)

The LM3S9B95 controller includes the ARM Nested Vectored Interrupt Controller (NVIC). The NVIC and Cortex-M3 prioritize and handle all exceptions in Handler Mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The interrupt vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, meaning that back-to-back interrupts can be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 53 interrupts.

- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- External non-maskable interrupt signal (NMI) available for immediate execution of NMI handler for safety critical applications
- Dynamically reprioritizable interrupts
- Exceptional interrupt handling via hardware implementation of required register manipulations

"Interrupts" on page 75 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

1.1.2 On-Chip Memory

The following sections describe the on-chip memory modules.

1.1.2.1 SRAM (see page 196)

The LM3S9B95 microcontroller provides 96 KB of single-cycle on-chip SRAM. The internal SRAM of the Stellaris[®] devices is located at offset 0x2000.0000 of the device memory map.

Because read-modify-write (RMW) operations are very time consuming, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

Data can be transferred to and from the SRAM using the Micro Direct Memory Access Controller (µDMA).

1.1.2.2 Flash (see page 196)

The LM3S9B95 microcontroller provides 256 KB of single-cycle on-chip Flash memory. The Flash is organized as a set of 2-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.1.2.3 ROM (see page 1028)

Preprogrammed in the LM3S9B95 microcontroller's on-chip read-only memory (ROM) is the Stellaris[®] Peripheral Driver Library, a royalty-free software library for controlling on-chip peripherals with a boot-loader capability. The library performs both peripheral initialization and control functions, with a choice of polled or interrupt-driven peripheral support. In addition, the library is designed to take full advantage of the stellar interrupt performance of the ARM® Cortex[™]-M3 core. No special pragmas or custom assembly code prologue/epilogue functions are required. For applications that require in-field programmability, the royalty-free Stellaris[®] Boot Loader can act as an application loader and support in-field firmware updates.

The Advanced Encryption Standard (AES) is a publicly defined encryption standard used by the U.S. Government. AES is a strong encryption method with reasonable performance and size. In addition, it is fast in both hardware and software, is fairly easy to implement, and requires little memory. The Luminary Micro encryption package is available with full source code, and is based on lesser general public license (LGPL) source. An LGPL means that the code can be used within an application without any copyleft implications for the application (the code does not automatically become open source). Modifications to the package source, however, must be open source.

CRC (Cyclic Redundancy Check) is a technique to validate a span of data has the same contents as when previously checked. This technique can be used to validate correct receipt of messages (nothing lost or modified in transit), to validate data after decompression, to validate that Flash contents have not been changed, and for other cases where the data needs to be validated. A CRC is preferred over a simple checksum (e.g. XOR all bits) because it catches changes more readily.

The LM3S9B95 ROM is preprogrammed with the following software and programs:

Stellaris[®] Peripheral Driver Library

- Stellaris[®] Boot Loader
- Advanced Encryption Standard (AES) cryptography tables
- Cyclic Redundancy Check (CRC) error-detection functionality

1.1.3 External Peripheral Interface (see page 342)

The External Peripheral Interface (EPI) provides access to external devices using a parallel path. Unlike communications peripherals such as SSI, UART, and I²C, the EPI is designed to act like a bus to external peripherals and memory. The EPI has the following features:

- 16-bit dedicated parallel bus for external peripherals and memory
- Memory interface supports contiguous memory access independent of data bus width, thus enabling code execution directly from SDRAM, SRAM and Flash memory
- Blocking and non-blocking reads
- Processor from timing details through use of an internal write FIFO
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
 - Separate channels for read and write
 - Read channel request asserted by programmable levels on the internal non-blocking read FIFO (NBRFIFO)
 - Write channel request asserted by empty on the internal write FIFO (WFIFO)

The EPI supports three primary functional modes: Synchronous Dynamic Random Access Memory (SDRAM) mode, Traditional Host-Bus mode, and General-Purpose mode. The EPI module also provides custom GPIOs; however, unlike regular GPIOs, the EPI module uses a FIFO in the same way as a communication mechanism and is speed-controlled using clocking.

- Synchronous Dynamic Random Access Memory (SDRAM)
 - Supports x16 (single data rate) SDRAM at up to 50 MHz
 - Supports low-cost SDRAMs up to 64 MB (512 Mb)
 - Includes automatic refresh and access to all banks/rows
 - Includes a Sleep/Standby mode to keep contents active with minimal power draw
 - Multiplexed address/data interface for reduced pin count
- Host-bus
 - Traditional x8 MCU bus interface capabilities
 - Similar device compatibility options as PIC, ATmega, 8051, and others
 - Access to SRAM, NOR Flash, and other devices, with up to 1 MB of addressing
 - Support of both muxed and de-muxed address and data

- Access to a range of devices supporting the non-address FIFO x8 interface variant, with support for external FIFO (XFIFO) EMPTY and FULL signals
- Speed controlled, with read and write data wait-state counters
- Manual chip-enable (or use extra address pins)
- General Purpose
 - Wide parallel interfaces for fast communications with CPLDs and FPGAs
 - Data widths up to 32-bits
 - Data rates up to 150 Mbytes/second
 - Optional "address" sizes from 4-bits to 16-bits
 - Optional clock output, read/write strobes, framing (with counter-based size), and clock-enable input
- General parallel GPIO
 - 1 to 32 bits, FIFOed with speed control
 - Useful for custom peripherals or for digital data acquisition and actuator controls

1.1.4 Serial Communications Peripherals

The LM3S9B95 controller supports both asynchronous and synchronous serial communications with:

- Ethernet MAC and PHY with 1588 hardware support
- Two CAN 2.0 A/B Controllers
- USB 2.0 (full speed and low speed) OTG/Host/Device
- Three UARTs with IrDA and ISO 7816 support (one UART with full modem controls)
- Two I²C modules
- Two Synchronous Serial Interface Modules (SSI)
- Integrated Interchip Sound (I²S) Module

The following sections provide more detail on each of these communications functions.

1.1.4.1 Ethernet Controller (see page 723)

Ethernet is a frame-based computer networking technology for local area networks (LANs). Ethernet has been standardized as IEEE 802.3. This specification defines a number of wiring and signaling standards for the physical layer, two means of network access at the Media Access Control (MAC)/Data Link Layer, and a common addressing format.

The Stellaris[®] Ethernet Controller consists of a fully integrated media access controller (MAC) and network physical (PHY) interface and has the following features:

- Conforms to the IEEE 802.3-2002 specification
 - 10BASE-T/100BASE-TX IEEE-802.3 compliant. Requires only a dual 1:1 isolation transformer interface to the line
 - 10BASE-T/100BASE-TX ENDEC, 100BASE-TX scrambler/descrambler
 - Full-featured auto-negotiation
- Multiple operational modes
 - Full- and half-duplex 100 Mbps
 - Full- and half-duplex 10 Mbps
 - Power-saving and power-down modes
- Highly configurable
 - Programmable MAC address
 - LED activity selection
 - Promiscuous mode support
 - CRC error-rejection control
 - User-configurable interrupts
- Physical media manipulation
 - MDI/MDI-X cross-over support through software assist
 - Register-programmable transmit amplitude
 - Automatic polarity correction and 10BASE-T signal reception
- IEEE 1588 Precision Time Protocol provides highly accurate time stamps for individual packets
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive
 - Receive channel request asserted on packet receipt
 - Transmit channel request asserted on empty transmit FIFO

1.1.4.2 Controller Area Network (see page 677)

Controller Area Network (CAN) is a multicast shared serial-bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically noisy environments and can utilize a differential balanced line like RS-485 or twisted-pair wire. Originally created for automotive purposes, it is now used in many embedded control applications (for example, industrial or medical). Bit rates up to 1Mbps are possible at network lengths below 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500m).

A transmitter sends a message to all CAN nodes (broadcasting). Each node decides on the basis of the identifier received whether it should process the message. The identifier also determines the priority that the message enjoys in competition for bus access. Each CAN message can transmit from 0 to 8 bytes of user information. The LM3S9B95 microcontroller includes two CAN units with the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps
- 32 message objects with individual identifier masks
- Maskable interrupt
- Disable Automatic Retransmission mode for Time-Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation
- Programmable FIFO mode enables storage of multiple message objects
- Gluelessly attaches to an external CAN transceiver through the CANnTX and CANnRX signals

1.1.4.3 USB (see page 772)

Universal Serial Bus (USB) is a serial bus standard designed to allow peripherals to be connected and disconnected using a standardized interface without rebooting the system.

The LM3S9B95 controller supports three configurations in USB 2.0 full and low speed: USB Device, USB Host, and USB On-The-Go (negotiated on-the-go as host or device when connected to other USB-enabled systems). The USB module has the following features:

- Complies with USB-IF certification standards
- USB 2.0 full-speed (12 Mbps) and low-speed (1.5 Mbps) operation
- Integrated PHY
- 4 transfer types: Control, Interrupt, Bulk, and Isochronous
- 16 endpoints
 - 1 dedicated control IN endpoint and 1 dedicated control OUT endpoint
 - 7 configurable IN endpoints and 7 configurable OUT endpoints
- 4 KB dedicated endpoint memory one endpoint may be defined for double-buffered 1023-byte isochronous packet size
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive for up to 3 IN endpoints and 3 OUT endpoints
 - Burst requests
 - Channel requests asserted when FIFO contains required amount of data

1.1.4.4 UART (see page 520)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S9B95 controller includes three fully programmable 16C550-type UARTs. Although the functionality is similar to a 16C550 UART, this UART design is not register compatible. The UART can generate individually masked interrupts from the Rx, Tx, modem status, and error conditions. The module generates a single combined interrupt when any of the interrupts are asserted and are unmasked. The UARTs have the following features:

- Programmable baud-rate generator allowing speeds up to 5 (80 MHz) or 6.25 (100 MHz) Mbps for regular speed (divide by 16) and 10 (80 MHz) or 12.5 (100 MHz) Mbps for high speed (divide by 8)
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- LIN protocol support
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- False-start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing
 - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 μs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration
- Support for communication with ISO 7816 smart cards
- Full modem handshake support (on UART1)
- Standard FIFO-level and End-of-Transmission interrupts
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)

- Separate channels for transmit and receive
- Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level
- Transmit single request asserted when there is space in the FIFO; burst request asserted at programmed FIFO level

1.1.4.5 I^2C (see page 610)

The Inter-Integrated Circuit (I^2C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL). The I^2C bus interfaces to external I^2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I^2C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

Each device on the I²C bus can be designated as either a master or a slave. Each I²C module supports both sending and receiving data as either a master or a slave and can operate simultaneously as both a master and a slave. Both the I²C master and slave can generate interrupts.

The LM3S9B95 controller includes two I²C modules with the following features:

- Devices on the I²C bus can be designated as either a master or a slave
 - Supports both sending and receiving data as either a master or a slave
 - Supports simultaneous master and slave operation
- Four I²C modes
 - Master transmit
 - Master receive
 - Slave transmit
 - Slave receive
- Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
- Master and slave interrupt generation
 - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
 - Slave generates interrupts when data has been sent or requested by a master or when a START or STOP condition is detected
- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

1.1.4.6 SSI (see page 570)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface that converts data between parallel and serial. Each SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral

device. Each SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices. The TX and RX paths are buffered with separate internal FIFOs.

Each SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

Each SSI module provide the following features:

- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Master or slave operation
- Programmable clock bit rate and prescaler
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing
- Standard FIFO-based interrupts and End-of-Transmission interrupt
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
 - Separate channels for transmit and receive
 - Receive single request asserted when data is in the FIFO; burst request asserted when FIFO contains 4 entries
 - Transmit single request asserted when there is space in the FIFO; burst request asserted when FIFO contains 4 entries

1.1.4.7 Inter-Integrated Circuit Sound (I²S) Interface (see page 645)

The I²S interface is a configurable serial audio core that contains a transmit module and a receive module. The module is configurable for the I²S as well as Left-Justified and Right-Justified serial audio formats. Data can be in one of four modes: Stereo, Mono, Compact 16-bit Stereo and Compact 8-Bit Stereo.

The transmit and receive modules each have an 8-entry audio-sample FIFO. An audio sample can consist of a Left and Right Stereo sample, a Mono sample, or a Left and Right Compact Stereo sample. In Compact 16-Bit Stereo, each FIFO entry contains both the 16-bit left and 16-bit right samples, allowing efficient data transfers and requiring less memory space. In Compact 8-bit Stereo, each FIFO entry contains an 8-bit left and an 8-bit right sample, reducing memory requirements further.

Both the transmitter and receiver are capable of being a master or a slave.

The Stellaris[®] I²S interface has the following features:

- Configurable audio format supporting I²S, Left-justification, and Right-justification
- Configurable sample size from 8 to 32 bits

- Mono and Stereo support
- 8-, 16-, and 32-bit FIFO interface for packing memory
- Independent transmit and receive 8-entry FIFOs
- Configurable FIFO-level interrupt and μDMA requests
- Independent transmit and receive MCLK direction control
- Transmit and receive internal MCLK sources
- Independent transmit and receive control for serial clock and word select
- MCLK and SCLK can be independently set to master or slave
- Configurable transmit zero or last sample when FIFO empty
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive
 - Burst requests
 - Channel requests asserted when FIFO contains required amount of data

1.1.5 System Integration

The LM3S9B95 controller provides a variety of standard system functions integrated into the device, including:

- Micro Direct Memory Access Controller (µDMA)
- System control and clocks including on-chip precision 16-MHz oscillator
- ARM Cortex SysTick Timer
- Four 32-bit timers (up to eight 16-bit)
- Eight Capture Compare PWM pins (CCP)
- Real-Time Clock
- Watchdog Timer
- 0-65 GPIOs, depending on configuration
 - Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
 - Independently configurable to 2, 4 or 8 mA drive capability
 - Up to 4 GPIOs can have 18 mA drive capability

The following sections provide more detail on each of these functions.

1.1.5.1 Direct Memory Access (see page 226)

The LM3S9B95 microcontroller includes a Direct Memory Access (DMA) controller, known as micro-DMA (μ DMA). The μ DMA controller provides a way to offload data transfer tasks from the Cortex-M3 processor, allowing for more efficient use of the processor and the expanded available bus bandwidth. The μ DMA controller can perform transfers between memory and peripherals. It has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory as the peripheral is ready to transfer more data. The μ DMA controller provides the following features:.

- ARM PrimeCell® 32-channel configurable µDMA controller
- Support for multiple transfer modes
 - Memory-to-memory, memory-to-peripheral, peripheral-to-memory
 - Basic for simple transfer scenarios
 - Ping-pong for continuous data flow
 - Scatter-gather for a programmable list of arbitrary transfers initiated from a single request
- Highly flexible and configurable channel operation
 - Independently configured and operated channels
 - Dedicated channels for supported on-chip modules USB, UART, Ethernet, GP Timer, ADC, EPI, SSI, I²S
 - Alternate channel assignments
 - One channel each for receive and transmit path for bidirectional modules
 - Dedicated channel for software-initiated transfers
 - Per-channel configurable bus arbitration scheme
 - Optional software-initiated requests for any channel
- Two levels of priority
- Design optimizations for improved bus access performance between µDMA controller and the processor core
 - µDMA controller access is subordinate to core access
 - RAM striping
 - Peripheral bus segmentation
- Data sizes of 8, 16, and 32 bits
- Transfer size is programmable in binary steps from 1 to 1024
- Source and destination address increment size of byte, half-word, word, or no increment
- Maskable device requests

Interrupt on transfer completion, with a separate interrupt per channel

1.1.5.2 System Control and Clocks (see page 90)

System control determines the overall operation of the device. It provides information about the device, controls power-saving features, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

- Device identification information version, part number, SRAM size, Flash size, and so on
- Power control
 - On-chip fixed Low Drop-Out (LDO) voltage regulator
 - Low-power options for microcontroller: Sleep and Deep-sleep modes with clock gating
 - Low-power options for on-chip modules: software controls shutdown of individual peripherals and memory
 - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Multiple clock sources for microcontroller system clock
 - Precision Oscillator (PIOSC) on-chip resource providing a 16 MHz ±1% frequency at room temperature
 - 16 MHz ±3% across temperature
 - Software power down control for low power modes
 - Main Oscillator (MOSC) a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins.
 - External oscillator used with or without on-chip PLL select supported frequencies from 1 MHz to 16.384 MHz.
 - External crystal from DC to maximum device speed
 - Internal 30-kHz Oscillator on chip resource providing a 30 kHz ± 50% frequency, used during power-saving modes
- Flexible reset sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out reset (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset
 - Internal low drop-out (LDO) regulator output goes unregulated

1.1.5.3 Four Programmable Timers (see page 388)

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris[®] General-Purpose Timer Module (GPTM) contains four GPTM blocks. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions.

The Timer Module can be configured independently and has the following functional options:

- Count up or down
- 16- or 32-bit programmable one-shot timer
- 16- or 32-bit programmable periodic timer
- 16-bit general-purpose timer with an 8-bit prescaler
- 32-bit Real-Time Clock (RTC) when using an external 32.768-KHz clock as the input
- Daisy chaining of timer modules to allow a single timer to initiate multiple timing events
- ADC event trigger
- User-enabled stalling when the controller asserts CPU Halt flag during debug (excluding RTC mode)
- 16-bit input-edge count- or time-capture modes
- 16-bit PWM mode with software-programmable output inversion of the PWM signal
- Ability to determine the elapsed time between the assertion of the timer interrupt and entry into the interrupt service routine.
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
 - Dedicated channel for each timer
 - Burst request generated on timer interrupt

1.1.5.4 CCP Pins (see page 393)

The LM3S9B95 microcontroller includes eight Capture Compare PWM pins (CCP) which can be used by the General-Purpose Timer Module to time/count external events using the CCP pin as an input. Alternatively, the GPTM can generate a simple PWM output on the CCP pin. Each pin can be programmed to operate in the following modes:

- Capture The GP Timer is incremented/decremented by programmed events on the CCP input. The GP Timer captures and stores the current timer value when a programmed event occurs.
- Compare The GP Timer is incremented/decremented by programmed events on the CCP input. The GP Timer compares the current value with a stored value and generates an interrupt when a match occurs.
- PWM The GP Timer is incremented/decremented by the system clock. A PWM signal is generated based on a match between the counter value and a value stored in a match register and is output on the CCP pin.

1.1.5.5 Watchdog Timers (see page 427)

A watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way. The Stellaris[®] Watchdog Timer can generate a nonmaskable interrupt (NMI) or a reset when a time-out value is reached. In addition, the Watchdog Timer is ARM FiRM-compliant and can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

The LM3S9B95 microcontroller has two Watchdog Timer modules: Watchdog Timer 0 uses the system clock for its timer clock; Watchdog Timer 1 uses the PIOSC as its timer clock. The Stellaris[®] Watchdog Timer module has the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the controller asserts the CPU Halt flag during debug

1.1.5.6 Programmable GPIOs (see page 291)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections. The Stellaris[®] GPIO module is comprised of nine physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 0-65 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 961 for the signals available to each GPIO pin).

- 0-65 GPIOs, depending on configuration
- Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
- 5-V-tolerant input/outputs
- Fast toggle capable of a change every two clock cycles
- Two means of port access: either Advanced Host Bus (AHB) with better back-to-back access performance, or the legacy Advanced Peripheral Bus (APB) for backwards-compatibility with existing code
- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- Bit masking in both read and write operations through address lines

- Can be used to initiate an ADC sample sequence
- Pins configured as digital inputs are Schmitt-triggered
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

1.1.6 Advanced Motion Control

The LM3S9B95 controller provides motion control functions integrated into the device, including:

- Eight advanced PWM outputs for motion and energy applications
- Four fault inputs to promote low-latency shutdown
- Two Quadrature Encoder Inputs (QEI)

The following provides more detail on these motion control functions.

1.1.6.1 PWM (see page 884)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control. The LM3S9B95 PWM module consists of four PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two comparators, a PWM signal generator, a dead-band generator, and an interrupt/ADC-trigger selector. Each PWM generator block produces two PWM signals that can either be independent signals or a single pair of complementary signals with dead-band delays inserted. PWM generator block has the following features:

- One 16-bit counter
 - Runs in Down or Up/Down mode
 - Output frequency controlled by a 16-bit load value
 - Load value updates can be synchronized
 - Produces output signals at zero and load value
- Two PWM comparators
 - Comparator value updates can be synchronized
 - Produces output signals on match

- PWM signal generator
 - Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
 - Produces two independent PWM signals
- Dead-band generator
 - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
 - Can be bypassed, leaving input PWM signals unmodified
- Can initiate an ADC sample sequence

The control block determines the polarity of the PWM signals and which signals are passed through to the pins. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins. The PWM control block has the following options:

- PWM output enable of each PWM signal
- Optional output inversion of each PWM signal (polarity control)
- Optional fault handling for each PWM signal
- Synchronization of timers in the PWM generator blocks
- Synchronization of timer/comparator updates across the PWM generator blocks
- Interrupt status summary of the PWM generator blocks
- Extended fault capabilities with multiple fault signals, programmable polarities, and filtering
- PWM generators can be operated independently or synchronized with other generators

1.1.6.2 Fault Pins ((see page 890))

The LM3S9B95 PWM module includes four fault-condition handling inputs to quickly provide low-latency shutdown and prevent damage to the motor being controlled.

1.1.6.3 QEI (see page 943)

A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, the position, direction of rotation, and speed can be tracked. In addition, a third channel, or index signal, can be used to reset the position counter. The Stellaris® quadrature encoder with index (QEI) module interprets the code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel. The input frequency of the QEI inputs may be as high as 1/4 of the processor frequency (for example, 12.5 MHz for a 50-MHz system). The LM3S9B95 microcontroller includes two QEI modules providing control of two motors at the same time. The QEI module has the following features:

Position integrator that tracks the encoder position

- Programmable noise filter on the inputs
- Velocity capture using built-in timer
- Interrupt generation on:
 - Index pulse
 - Velocity-timer expiration
 - Direction change
 - Quadrature error detection

1.1.7 Analog

The LM3S9B95 controller provides analog functions integrated into the device, including:

- Two 10-bit Analog-to-Digital Converters (ADC) with sixteen analog input channels and sample rate of one million samples/second
- Three analog comparators
- Digital Comparator
- On-chip voltage regulator

The following provides more detail on these analog functions.

1.1.7.1 ADC (see page 452)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number. The Stellaris ADC module features 10-bit conversion resolution and supports sixteen input channels plus an internal temperature sensor. Four buffered sample sequencers allow rapid sampling of up to eight analog input sources without controller intervention. Each sample sequencer provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequencer priority. The LM3S9B95 microcontroller provides two ADC modules. A digital comparator function is included which allows the conversion value to be diverted to a comparison unit that provides digital comparator. The ADC module has the following features:

- Sixteen analog input channels
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Sample rate of one million samples/second
- Flexible, configurable analog-to-digital conversion
- Four programmable sample conversion sequencers from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
 - Controller (software)

- Timers
- Analog Comparators
- PWM
- GPIO
- Hardware averaging of up to 64 samples for improved accuracy
- Digital comparison unit providing digital comparator
- Converter uses an internal 3-V reference or an external reference
- Power and ground for the analog circuitry is separate from the digital power and ground
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
 - Dedicated channel for each sample sequencer
 - Burst request asserted when interrupt is triggered

1.1.7.2 Analog Comparators (see page 872)

An analog comparator is a peripheral that compares two analog voltages and provides a logical output that signals the comparison result. The LM3S9B95 microcontroller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt or ADC event.

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge. Each comparator has the following functions:

- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of these voltages
 - An individual external reference voltage
 - A shared single external reference voltage
 - A shared internal reference voltage

1.1.8 JTAG and ARM Serial Wire Debug (see page 78)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging. Luminary Micro replaces the ARM SW-DP and JTAG-DP with the ARM CoreSight™-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. The SWJ-DP interface combines the SWD and JTAG debug ports into one module providing all the normal JTAG debug and test functionality plus

real-time access to system memory without halting the core or requiring any target resident code. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP. The SWJ-DP interface has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

1.1.9 Packaging and Temperature

Industrial-range 100-pin RoHS-compliant LQFP package

1.2 Target Applications

The Stellaris[®] family is positioned for cost-conscious applications requiring significant control processing and connectivity capabilities such as:

- Remote monitoring
- Electronic point-of-sale (POS) machines
- Test and measurement equipment
- Network appliances and switches
- Factory automation
- HVAC and building control
- Gaming equipment
- Motion control
- Medical instrumentation
- Fire and security
- Power and energy

Transportation

1.3 High-Level Block Diagram

Figure 1-1 depicts the features on the Stellaris[®] LM3S9B95 microcontroller. Note that there are two on-chip buses that connect the core to the peripherals. The Advanced Peripheral Bus (APB) bus is the legacy bus. The Advanced Host Bus (AHB) bus provides better back-to-back access performance than the APB bus.




Figure 1-1. Stellaris[®] LM3S9B95 Microcontroller High-Level Block Diagram

1.4 Additional Features

1.4.1 Memory Map (see page 72)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S9B95 controller can be found in "Memory Map" on page 72. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. The *ARM® Cortex™-M3 Technical Reference Manual* provides further information on the memory map.

1.4.2 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 960
- "Signal Tables" on page 961
- "Operating Characteristics" on page 993
- "Electrical Characteristics" on page 994
- "Package Information" on page 1021

2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- 32-bit ARM® Cortex™-M3 v7M architecture optimized for small-footprint embedded applications
- Thumb-2 mixed 16-/32-bit instruction set, delivers the high performance expected of from a 32-bit ARM core in a compact memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller-class applications
 - Single-cycle multiply instruction and hardware divide
 - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
 - Unaligned data access, enabling data to be efficiently packed into memory
- Harvard architecture characterized by separate buses for instruction and data
- Memory protection unit (MPU) to provide a privileged mode for protected operating system functionality
- Migration from the ARM7[™] processor family for better performance and power efficiency
- Optimized for single-cycle Flash usage
- 80 and 100-MHz operation
- 1.25 DMIPS/MHz

The Stellaris[®] family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the *ARM*® *Cortex*™-*M3 Technical Reference Manual*. For information on SWJ-DP, see the *ARM*® *CoreSight Technical Reference Manual*.

2.1 Block Diagram

Figure 2-1. CPU Block Diagram



2.2 Functional Description

Important: The ARM® Cortex™-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris® implementation.

Luminary Micro implements the ARM Cortex-M3 core as shown in Figure 2-1 on page 60. The Cortex-M3 uses the entire 16-bit Thumb instruction set and the base Thumb-2 32-bit instruction set.. In addition, as noted in the *ARM® Cortex™-M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

2.2.1 Programming Model

This section provides a brief overview of the programming model for the Cortex-M3 core. More detailed information can be found in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

- Privileged access and user access Code can execute as privileged or unprivileged. Unprivileged execution limits or excludes access to some resources. Privileged execution has access to all resources. Handler mode is always privileged. Thread mode can be privileged or unprivileged. Thread mode is privileged out of reset, but you can change it to user or unprivileged by setting the CONTROL[0] bit using the MSR instruction. User access prevents:
 - Use of some instructions such as CPS to set FAULTMASK and PRIMASK

Access to most registers in System Control Space (SCS)

When Thread mode has been changed from privileged to user, it cannot change itself back to privileged. Only a Handler can change the privilege of Thread mode. Handler mode is always privileged.

- Register set The processor has the following 32-bit registers:
 - 13 general-purpose registers, r0-r12
 - Stack point alias of banked registers, SP_process and SP_main
 - Link register, r14
 - Program counter, r15
 - One program status register, xPSR.
- Data types The processor supports the following data types:
 - 32-bit words
 - 16-bit halfwords
 - 8-bit bytes
- Memory formats The processor views memory as a linear collection of bytes numbered in ascending order from 0. For example, bytes 0-3 hold the first stored word and bytes 4-7 hold the second stored word. The processor accesses code and data in little-endian format. In little-endian format, the byte with the lowest address in a word is the least-significant byte of the word. The byte with the highest address in a word is the most significant. The byte at address 0 of the memory system connects to data lines 7-0.
- Instruction set The Cortex-M3 instruction set contains both 16 and 32-bit instructions. These instructions are summarized in Table 2-1 on page 61 and Table 2-2 on page 63, respectively.

Table 2-1. 16-Bit Cortex-M3 Instruction Set Summary

Operation	Assembler
Add register value and C flag to register value	ADC <rd>, <rm></rm></rd>
Add immediate 3-bit value to register	ADD <rd>, <rn>, #<immed_3></immed_3></rn></rd>
Add immediate 8-bit value to register	ADD <rd>, #<immed_8></immed_8></rd>
Add low register value to low register value	ADD <rd>, <rn>, <rm></rm></rn></rd>
Add high register value to low or high register value	ADD <rd>, <rm></rm></rd>
Add 4* (immediate 8-bit value) with PC to register	ADD <rd>, PC, #<immed_8> * 4</immed_8></rd>
Add 4* (immediate 8-bit value) with SP to register	ADD <rd>, SP, #<immed_8> * 4</immed_8></rd>
Add 4* (immediate 7-bit value) to SP	ADD SP, # <immed_7> * 4</immed_7>
Bitwise AND register values	AND <rd>, <rm></rm></rd>
Arithmetic shift right by immediate number	ASR <rd>, <rm>, #<immed_5></immed_5></rm></rd>
Arithmetic shift right by number in register	ASR <rd>, <rs></rs></rd>
Branch conditional	B <cond> <target address=""></target></cond>
Branch unconditional	B <target_address></target_address>
Bit clear	BIC <rd>, <rm></rm></rd>

Operation	Assembler
Software breakpoint	BKPT <immed_8></immed_8>
Branch with link	BL <rm></rm>
Branch with link and exchange	BLX <rm></rm>
Branch and exchange	BX <rm></rm>
Compare not zero and branch	CBNZ <rn>,<label></label></rn>
Compare zero and branch	CBZ <rn>,<label></label></rn>
Compare negation of register value with another register value	CMN <rn>, <rm></rm></rn>
Compare immediate 8-bit value	CMP <rn>, #<immed_8></immed_8></rn>
Compare registers	CMP <rn>, <rm></rm></rn>
Compare high register to low or high register	CMP <rn>, <rm></rm></rn>
Change processor state	CPS <effect>, <iflags></iflags></effect>
Copy high or low register value to another high or low register	CPY <rd> <rm></rm></rd>
Bitwise exclusive OR register values	EOR <rd>, <rm></rm></rd>
Condition the following instruction	IT <cond></cond>
Condition the following two instructions	IT <x> <cond></cond></x>
Condition the following three instructions	IT <x><y> <cond></cond></y></x>
Condition the following four instructions	IT <x><y><z> <cond></cond></z></y></x>
Multiple sequential memory word loads	LDMIA <rn>!, <registers></registers></rn>
Load memory word from base register address + 5-bit immediate offset	LDR <rd>, [<rn>, #<immed_5> * 4]</immed_5></rn></rd>
Load memory word from base register address + register offset	LDR <rd>, [<rn>, <rm>]</rm></rn></rd>
Load memory word from PC address + 8-bit immediate offset	LDR <rd>, [PC, #<immed_8> * 4]</immed_8></rd>
Load memory word from SP address + 8-bit immediate offset	LDR, <rd>, [SP, #<immed_8> * 4]</immed_8></rd>
Load memory byte [7:0] from register address + 5-bit immediate offset	LDRB <rd>, [<rn>, #<immed_5>]</immed_5></rn></rd>
Load memory byte [7:0] from register address + register offset	LDRB <rd>, [<rn>, <rm>]</rm></rn></rd>
Load memory halfword [15:0] from register address + 5-bit immediate offset	LDRH <rd>, [<rn>, #<immed_5> * 2]</immed_5></rn></rd>
Load halfword [15:0] from register address + register offset	LDRH <rd>, [<rn>, <rm>]</rm></rn></rd>
Load signed byte [7:0] from register address + register offset	LDRSB <rd>, [<rn>, <rm>]</rm></rn></rd>
Load signed halfword [15:0] from register address + register offset	LDRSH <rd>, [<rn>, <rm>]</rm></rn></rd>
Logical shift left by immediate number	LSL <rd>, <rm>, #<immed_5></immed_5></rm></rd>
Logical shift left by number in register	LSL <rd>, <rs></rs></rd>
Logical shift right by immediate number	LSR <rd>, <rm>, #<immed_5></immed_5></rm></rd>
Logical shift right by number in register	LSR <rd>, <rs></rs></rd>
Move immediate 8-bit value to register	MOV <rd>, #<immed_8></immed_8></rd>
Move low register value to low register	MOV <rd>, <rn></rn></rd>
Move high or low register value to high or low register	MOV <rd>, <rm></rm></rd>
Multiply register values	MUL <rd>, <rm></rm></rd>
Move complement of register value to register	MVN <rd>, <rm></rm></rd>
Negate register value and store in register	NEG <rd>, <rm></rm></rd>
No operation	NOP <c></c>
Bitwise logical OR register values	ORR <rd>, <rm></rm></rd>
Pop registers from stack	POP <registers></registers>
Pop registers and PC from stack	POP <registers, pc=""></registers,>
Push registers onto stack	PUSH <registers></registers>

Operation	Assembler
Push LR and registers onto stack	PUSH <registers, lr=""></registers,>
Reverse bytes in word and copy to register	REV <rd>, <rn></rn></rd>
Reverse bytes in two halfwords and copy to register	REV16 <rd>, <rn></rn></rd>
Reverse bytes in low halfword [15:0], sign-extend, and copy to register	REVSH <rd>, <rn></rn></rd>
Rotate right by amount in register	ROR <rd>, <rs></rs></rd>
Subtract register value and C flag from register value	SBC <rd>, <rm></rm></rd>
Send event	SEV <c></c>
Store multiple register words to sequential memory locations	STMIA <rn>!, <registers></registers></rn>
Store register word to register address + 5-bit immediate offset	STR <rd>, [<rn>, #<immed_5> * 4]</immed_5></rn></rd>
Store register word to register address	STR <rd>, [<rn>, <rm>]</rm></rn></rd>
Store register word to SP address + 8-bit immediate offset	STR <rd>, [SP, #<immed_8> * 4]</immed_8></rd>
Store register byte [7:0] to register address + 5-bit immediate offset	STRB <rd>, [<rn>, #<immed_5>]</immed_5></rn></rd>
Store register byte [7:0] to register address	STRB <rd>, [<rn>, <rm>]</rm></rn></rd>
Store register halfword [15:0] to register address + 5-bit immediate offset	STRH <rd>, [<rn>, #<immed_5> * 2]</immed_5></rn></rd>
Store register halfword [15:0] to register address + register offset	STRH <rd>, [<rn>, <rm>]</rm></rn></rd>
Subtract immediate 3-bit value from register	SUB <rd>, <rn>, #<immed_3></immed_3></rn></rd>
Subtract immediate 8-bit value from register value	SUB <rd>, #<immed_8></immed_8></rd>
Subtract register values	SUB <rd>, <rn>, <rm></rm></rn></rd>
Subtract 4 (immediate 7-bit value) from SP	SUB SP, # <immed_7> * 4</immed_7>
Operating system service call with 8-bit immediate call code	SVC <immed_8></immed_8>
Extract byte [7:0] from register, move to register, and sign-extend to 32 bits	SXTB <rd>, <rm></rm></rd>
Extract halfword [15:0] from register, move to register, and sign-extend to 32 bits	SXTH <rd>, <rm></rm></rd>
Test register value for set bits by ANDing it with another register value	TST <rn>, <rm></rm></rn>
Extract byte [7:0] from register, move to register, and zero-extend to 32 bits	UXTB <rd>, <rm>10</rm></rd>
Extract halfword [15:0] from register, move to register, and zero-extend to 32 bits	UXTH <rd>, <rm></rm></rd>
Wait for event	WFE <c></c>
Wait for interrupt	WFI <c></c>

Table 2-2. 32-Bit Cortex-M3 Instruction Set Summary

Operation	Assembler
Add register value, immediate 12-bit value, and C bit	ADC{S}.W <rd>, <rn>, #<modify_constant(immed_12></modify_constant(immed_12></rn></rd>
Add register value, shifted register value, and C bit	ADC{S}.W <rd>, <rn>, <rm>{, <shift>}</shift></rm></rn></rd>
Add register value and immediate 12-bit value	ADD{S}.W <rd>, <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn></rd>
Add register value and shifted register value	ADD{S}.W <rd>, <rm>{, <shift>}</shift></rm></rd>
Add register value and immediate 12-bit value	ADDW.W <rd>, <rn>, #<immed_12></immed_12></rn></rd>
Bitwise AND register value with immediate 12-bit value	AND{S}.W <rd>, <rn>, #<modify_constant(immed_12></modify_constant(immed_12></rn></rd>
Bitwise AND register value with shifted register value	AND{S}.W <rd>, <rn>, Rm>{, <shift>}</shift></rn></rd>
Arithmetic shift right by number in register	ASR{S}.W <rd>, <rn>, <rm></rm></rn></rd>
Conditional branch	B{cond}.W <label></label>
Clear bit field	BFC.W <rd>, #<lsb>, #<width></width></lsb></rd>
Insert bit field from one register value into another	BFI.W <rd>, <rn>, #<lsb>, #<width></width></lsb></rn></rd>

##modify_constant(immed_12)> Bitivise AND register value with complement of shifted register value Bitivise AND register value with complement of shifted register value Bitivise AND register value with link Branch with link (immediate) Unconditional branch Clear exclusive clears the local record of the executing processor that an address has had a request for an exclusive access. Return number of leading zeros in register value COmpare register value with two's complement of immediate 12-bit value Compare register value with two's complement of shifted register value Compare register value with immediate 12-bit value Compare register value with shifted register value Data synchronization barrier Data synchronization barrier Data synchronization barrier Exclusive OR register value with shifted register value ECR(S), W <a -="" -<="" th="" x=""><th>Operation</th><th>Assembler</th>	Operation	Assembler
Branch with link (immediate) Branch with link (immediate) BL <c><label> Bl<c><label> Bl<c><label<bl><label> Bl<c><label> Bl<c><label<bl> Bl<c><label> Bl<c><la>CABel<bl<ch><label> Bl<c><la>CABel<bl<ch><label<bl> CABel<bl< #modify_constant(immed_12)<="" <ann.,="" a="" cmn.w=""> CMN.W <ann., *amodify_constant(immed_12)<="" a=""> CMPW <ann., *amodify_constant(immed_12)<="" a=""> BB</ann.,></ann.,></bl<></label<bl></bl<ch></la></c> CMPW <ann., *amodify_constant(immed_12)<="" a=""> BB</ann.,></label></bl<ch></la></c> BB</label></c> CMPW <ann., *amodify_constant(immed_12)<="" a=""> BB</ann.,></label<bl></c> CMPW <ann., *amodify_constant(immed_12)<="" a=""> BB</ann.,></label></c> BB</label></c> CMPW <ann., *amodify_constant(immed_12)<="" a=""> BB</ann.,></label></c> BB</label></c> CMPW <ann., *amodify_constant(immed_12)<="" a=""> BB</ann.,></label></c> CMPW <ann., *amodify_constant(immed_12)<="" a=""> BB</ann.,></label></c> BB</label></c> Exclusive OR register value with shifted register value BB</label></c> BB</label></c> Exclusive OR register value with shifted register value BB</label></c> BB</label></c> Exclusive OR register value with shifted r</label></c></label></c></label></label<bl></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c></label></c>	Bitwise AND register value with complement of immediate 12-bit value	
Branch with link (immediate) Unconditional branch B.W <label> Clear exclusive clears the local record of the executing processor that an address has had ar equest for an exclusive access. Return number of leading zeros in register value Compare register value with two's complement of immediate 12-bit call. CMN.W <n>, **cmodify_constant(immed_12)> call. CMN.W <n>, **cmodify_constant(immed_12)> call. CMN.W <n>, **cmodify_constant(immed_12)> call. CMN.W <n>, **cmodify_constant(immed_12)> call. CMP.W <n>, **cmodify_constant(immed_12)> call. Sel. CMP.W <n, **cmodify_constant(immed_12)=""> call. Sel. CMP.W <n, **cmodify_consta<="" td=""><td>Bitwise AND register value with complement of shifted register value</td><td>BIC{S}.W <rd>, <rn>, <rm>{, <shift>}</shift></rm></rn></rd></td></n,></n,></n,></n,></n,></n,></n,></n></n></n></n></n></n></n></n></n></n></n></n></n></n></n></n></n></n></n></n></n></n></n></n></n></n></n></n></label>	Bitwise AND register value with complement of shifted register value	BIC{S}.W <rd>, <rn>, <rm>{, <shift>}</shift></rm></rn></rd>
Unconditional branch Clear exclusive clears the local record of the executing processor that an address has had a request for an exclusive access. Return number of leading zeros in register value Compare register value with two's complement of immediate 12-bit value Compare register value with two's complement of shifted register value Compare register value with two's complement of shifted register value Compare register value with timmediate 12-bit value Compare register value with shifted register value Data memory barrier Data synchronization barrier Exclusive OR register value with shifted register value EXCR[S].W <rd>, <rn>, <rm>{, <shift>} DSB <c <rd="" eor(s).w="" exclusive="" or="" register="" shifted="" value="" with="">, <rn>, <rm>{, <shift>} Instruction synchronization barrier Load multiple memory registers, increment after or decrement before lamenory word from base register address + immediate 12-bit offset lamenory word to PC from register address + immediate 12-bit offset, postindexed Memory word form base register address immediate 8-bit offset, postindexed Memory word from base register address immediate 8-bit offset, postindexed Memory word from base register address immediate 8-bit offset, postindexed Memory word from base register address shifted left by 0, 1, 2, or 3 places Memory word from PC address shifted left by 0, 1, 2, or 3 places Memory word from PC address shifted left by 0, 1, 2, or 3 places Memory word from PC address immediate 12-bit offset Memory word from PC from PC address immediate 12-bit offset Memory byte [7:0] from base register address + immed</shift></rm></rn></c></shift></rm></rn></rd>	Branch with link	
Clear exclusive clears the local record of the executing processor that an address has had a request for an exclusive access. Return number of leading zeros in register value CCmpare register value with two's complement of immediate 12-bit value Compare register value with two's complement of shifted register value with two's complement of shifted register value with wo's complement of shifted register value with register value with immediate 12-bit value Compare register value with immediate 12-bit value CCMPW <an>, ***Rm>, **<an>, **(**shift>)** Value Compare register value with shifted register value CMPW <an>, ******(**shift>)** CMPW <an>, ****(**shift>)** Data memory barrier Data synchronization barrier Data synchronization barrier Data synchronization barrier Exclusive OR register value with shifted register value EXCILISTED OR REGISTE</an></an></an></an>	Branch with link (immediate)	BL <c> <label></label></c>
that an address has had a request for an exclusive access. Return number of leading zeros in register value Compare register value with two's complement of immediate 12-bit value Compare register value with shifted register value Compare register value with shifted register value Compare register value with immediate 12-bit value Compare register value with shifted register value CMP.W <pre> Compare register value with shifted register value CMP.W <pre> Compare register value with shifted register value CMP.W <pre> Compare register value with shifted register value CMP.W <pre> CMR.W <pre> CMP.W <pre> CMR.W <pre> CMP.W <pre> CMP.W <pre> CMP.W <pre> CMP.W <pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>	Unconditional branch	B.W <label></label>
Compare register value with two's complement of immediate 12-bit value Compare register value with two's complement of shifted register value Compare register value with immediate 12-bit value Compare register value with immediate 12-bit value Compare register value with shifted register value Compare register value with shifted register value Data memory barrier Data synchronization ba	Clear exclusive clears the local record of the executing processor that an address has had a request for an exclusive access.	CLREX <c></c>
Compare register value with two's complement of shifted register value Compare register value with immediate 12-bit value Compare register value with immediate 12-bit value Compare register value with shifted register value Compare value value value Compare value value value Compare value value Compare value value value Compare value value Compare value value value	Return number of leading zeros in register value	CLZ.W <rd>, <rn></rn></rd>
Compare register value with immediate 12-bit value Compare register value with shifted register value DMB <c> Data synchronization barrier DSB <c> Exclusive OR register value with immediate 12-bit value EOR(S), W <rd>, <rn>,</rn></rd></c></c>	Compare register value with two's complement of immediate 12-bit value	CMN.W <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn>
Compare register value with shifted register value CMP.W <rn>, <rm>{ < shift>} Data memory barrier DMB <c> Data synchronization barrier Exclusive OR register value with immediate 12-bit value EXCLUSIVE OR register value with shifted register value EXCLUSIVE OR REGISTER VALUE WITH ALL SHIFTS OR SHIFTS EXCLUSIVE OR REGISTER VALUE WITH ALL SHIFTS INSURING OR REGISTER VALUE WITH ALL SHIFTS EXCLUSIVE OR REGISTER VALUE WITH ALL SHIFTS ISB <c> LDR.W PC, [Rn>, #<-/</c></c></rm></rn>	Compare register value with two's complement of shifted register value	CMN.W <rn>, <rm>{, <shift>}</shift></rm></rn>
Data memory barrier Data synchronization barrier Data synchronization barrier Exclusive OR register value with immediate 12-bit value EOR(\$).W <ad>, <an>, #<modify_constant(immed_12)> EXCRUSIVE OR register value with shifted register value EOR(\$).W <an>, <an>, <an>, #<modify_constant(immed_12)> EXCRUSIVE OR register value with shifted register value EOR(\$).W <an>, <an>, <an>, <an>, #<modify_constant(immed_12)> EXCRUSIVE OR register value with shifted register value EOR(\$).W <an>, <an>, <an>, <an>, <an>, #<modify_constant(immed_12)> EXCRUSIVE OR Register value with shifted register value EOR(\$).W <an>, <an}, <an="">, <an>, <an>, <an>, <an>, <an>, <an>, <an>, <an>, <an>, <an}, <an="">, <an>, <an>, <an>, <an>, <an>, <an>, <an}, <an="">, <an>, <an>, <an>, <an, <an="">, <an>, <an, <an="">, <an, <an="" <an},="">, <an, <an,="" <an<="" td=""><td>Compare register value with immediate 12-bit value</td><td>CMP.W <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn></td></an,></an,></an,></an></an,></an></an></an></an},></an></an></an></an></an></an></an},></an></an></an></an></an></an></an></an></an></an},></an></an></an></an></an></an></an></an></an></an></an></an></an></an></modify_constant(immed_12)></an></an></an></an></an></modify_constant(immed_12)></an></an></an></an></modify_constant(immed_12)></an></an></an></modify_constant(immed_12)></an></ad>	Compare register value with immediate 12-bit value	CMP.W <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn>
Data synchronization barrier Exclusive OR register value with immediate 12-bit value EOR(\$), W <rd>, <rn>, #<modify_constant(immed_12)> ECOR(\$), W <rd>, <rn>, #<modify_constant(immed_12)> EXCLUSIVE OR register value with shifted register value EOR(\$), W <rd>, <rn>, <rn>, <rm>{, <shift>} Instruction synchronization barrier ISB <>> LOAD multiple memory registers, increment after or decrement before Memory word from base register address + immediate 12-bit offset Memory word to PC from register address + immediate 12-bit offset Memory word to PC from base register address immediate 8-bit offset, postindexed Memory word from base register address immediate 8-bit offset, postindexed Memory word from base register address immediate 8-bit offset, postindexed Memory word from base register address immediate 8-bit offset, preindexed Memory word from base register address immediate 8-bit offset, preindexed Memory word for PC from base register address immediate 8-bit offset, preindexed Memory word from register address shifted left by 0, 1, 2, or 3 places Memory word from PC address immediate 12-bit offset Memory word to PC from PC address immediate 12-bit offset Memory byte [7:0] from base register address + immediate 12-bit offset Memory byte [7:0] from base register address + immediate 12-bit offset Memory byte [7:0] from base register address immediate 8-bit offset, Memory byte [7:0] from base register address immediate 8-bit offset, Memory byte [7:0] from base register address immediate 8-bit offset, Memory byte [7:0] from base register address immediate 8-bit offset, Memory byte [7:0] from base register address immediate 8-bit offset, Memory byte [7:0] from base register address immediate 8-bit offset, Memory byte [7:0] from base register address immediate 8-bit offset, Memory byte [7:0] from base register address immediate 8-bit offset, Memory byte [7:0] from base register address immediate 8-bit offset, Memory byte [7:0] from base register address immediate 8-bit offset, Memory byte</shift></rm></rn></rn></rd></modify_constant(immed_12)></rn></rd></modify_constant(immed_12)></rn></rd>	Compare register value with shifted register value	CMP.W <rn>, <rm>{, <shift>}</shift></rm></rn>
Exclusive OR register value with immediate 12-bit value EOR{S}.W <rd>, <rn>,</rn></rd>	Data memory barrier	DMB <c></c>
# <modify_constant(immed_12)> Exclusive OR register value with shifted register value EOR{\$}.W <rd>, <rn>, <rn>, <rnh{}, <shift="">} Instruction synchronization barrier Load multiple memory registers, increment after or decrement before Load multiple memory registers, increment after or decrement before Memory word from base register address + immediate 12-bit offset LDR.W <rxf>, [<rn>, #<offset_12>] Memory word to PC from base register address immediate 8-bit offset, postindexed Memory word from base register address immediate 8-bit offset, postindexed LDR.W <rxf>, [<rn>, #+/-<offset_8> LDR.W <rxf>, [<rn>, #+/-<offset_8>] LDR.W <rxf>, [<rn>, #+/-<offset_8>]! LDR.W PC, [<rn>, *Rm>{, LSL #<shift>}] Memory word from register address shifted left by 0, 1, 2, or 3 places LDR.W PC, [<rn>, <rm>{, LSL #<shift>}] Memory word from PC address immediate 12-bit offset LDR.W PC, [<rn>, *Rm>{, LSL #<shift>}] LDR.W PC, [<rn>, *Rm>{, LSL #<shift>}]</shift></rn></shift></rn></shift></rn></shift></rn></shift></rn></shift></rn></shift></rn></shift></rn></shift></rn></shift></rn></shift></rn></shift></rn></shift></rn></shift></rn></shift></rn></shift></rn></shift></rm></rn></shift></rn></offset_8></rn></offset_8></rn></offset_8></rn></offset_8></rn></offset_8></rn></offset_8></rn></offset_8></rn></offset_8></rn></offset_8></rn></offset_8></rn></offset_8></rn></offset_8></rn></offset_8></rn></rxf></offset_8></rn></rxf></offset_8></rn></rxf></offset_12></rn></rxf></rnh{},></rn></rn></rd></modify_constant(immed_12)>	Data synchronization barrier	DSB <c></c>
Instruction synchronization barrier Load multiple memory registers, increment after or decrement before LDM{IA DB}.W <rn>{I}, <registers> Memory word from base register address + immediate 12-bit offset Memory word to PC from register address + immediate 12-bit offset Memory word to PC from base register address immediate 8-bit offset, postindexed Memory word from base register address immediate 8-bit offset, postindexed Memory word from base register address immediate 8-bit offset, postindexed Memory word from base register address immediate 8-bit offset, preindexed Memory word from base register address immediate 8-bit offset, preindexed Memory word to PC from base register address immediate 8-bit offset, preindexed Memory word from register address shifted left by 0, 1, 2, or 3 places Memory word from PC address immediate 12-bit offset Memory word from PC address immediate 12-bit offset Memory byte [7:0] from base register address immediate 8-bit offset, LDR.W PC, [Rn], #+/-<offset_8> LDR.W PC, [Rn>, #+/-<offset_8>] LDR.W PC, [Rn>, #+/-<offset_12>] LDR.W PC, [Rn>, Rm>{, LSL #<shift>}] LDR.W PC, [Rn>, Rm>{, LSL R<shift>}] LDR.W RXF>, [Rn>, Rm>{, LSL R<shift>}] LDR.W RXF>, [Rn>, Rm>{, LSL R<shift>}]</shift></shift></shift></shift></shift></shift></shift></shift></shift></shift></shift></shift></shift></shift></shift></shift></shift></shift></shift></shift></offset_12></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></registers></rn>	Exclusive OR register value with immediate 12-bit value	
Load multiple memory registers, increment after or decrement before LDM{IA DB}.W <rn>{!}, <registers> Memory word from base register address + immediate 12-bit offset Memory word to PC from register address immediate 8-bit offset, postindexed Memory word from base register address immediate 8-bit offset, postindexed Memory word from base register address immediate 8-bit offset, postindexed LDR.W PC, [Rn], #<+/-<offset_8> LDR.W <rxf>, [<rn>, #<-offset_8> LDR.W <rxf>, [<rn>], #+/-<offset_8> LDR.W <rxf>, [<rn>], #+/-<offset_8> LDR.W <rxf>, [<rn>, #<-/-> Memory word from base register address immediate 8-bit offset, preindexed Memory word to PC from base register address immediate 8-bit offset, preindexed Memory word from pregister address shifted left by 0, 1, 2, or 3 places Memory word from register address shifted left by 0, 1, 2, or 3 places Memory word from PC address immediate 12-bit offset Memory word from PC address immediate 12-bit offset Memory word to PC from PC address immediate 12-bit offset Memory byte [7:0] from base register address immediate 8-bit offset, postindexed Memory byte [7:0] from base register address immediate 8-bit offset, postindexed Memory byte [7:0] from base register address immediate 8-bit offset, postindexed Memory byte [7:0] from pase register address immediate 8-bit offset, postindexed Memory byte [7:0] from pase register address immediate 8-bit offset, postindexed Memory byte [7:0] from pase register address immediate 8-bit offset, postindexed Memory byte [7:0] from pase register address shifted left by 0, 1, 2, or 3 LDR.W PC, [<rn>, *Rn>{. LSL #<shift>}] LDR.W PC, [<rn>, *Rn>, *Rn>, *Rn>{. LSL #<shift>}] LDR.W PC, [<rn>, *Rn>, *Rn>, *Rn>, *Rn>{. LSL #<shift>}] LDR.W PC, [<rn>, *Rn>, *Rn>, *Rn>, *Rn>, *Rn>, *Rn>, *Rn>, *Rn>,</rn></shift></rn></shift></rn></shift></rn></shift></rn></shift></rn></shift></rn></shift></rn></shift></rn></rn></rxf></offset_8></rn></rxf></offset_8></rn></rxf></rn></rxf></offset_8></registers></rn>	Exclusive OR register value with shifted register value	EOR{S}.W <rd>, <rn>, <rm>{, <shift>}</shift></rm></rn></rd>
Memory word from base register address + immediate 12-bit offset LDR.W Rxf>, [<rn>, #<offset_12>] </offset_12></rn>	Instruction synchronization barrier	ISB <c></c>
Memory word to PC from register address + immediate 12-bit offset LDR.W PC, [<rn>, #<offset_12>] LDR.W PC, [Rn], #<+/-<offset_8> LDR.W PC, [Rn], #<+/-<offset_8> LDR.W PC, [Rn], #<+/-<offset_8> LDR.W PC, [Rn], #<-/-<offset_8> LDR.W Rxf>, [Rn>, #<-/-<offset_8>] LDR.W PC, [Rn], #<-/-<offset_8> LDR.W Rxf>, [Rn>, R+/-<offset_8>] LDR.W PC, [Rn], #<-/-<offset_8> LDR.W PC, [Rn], #<-/-<offset_12> LDR.W PC, [Rn], #<-/-> LDR.W PC, [R</offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_8></offset_12></rn>	Load multiple memory registers, increment after or decrement before	LDM{IA DB}.W <rn>{!}, <registers></registers></rn>
Memory word to PC from base register address immediate 8-bit offset, postindexed Memory word from base register address immediate 8-bit offset, postindexed Memory word from base register address immediate 8-bit offset, preindexed Memory word from base register address immediate 8-bit offset, preindexed Memory word to PC from base register address immediate 8-bit offset, preindexed Memory word from register address immediate 8-bit offset, preindexed Memory word from register address shifted left by 0, 1, 2, or 3 places Memory word from register address shifted left by 0, 1, 2, or 3 places Memory word to PC from register address shifted left by 0, 1, 2, or 3 places Memory word from PC address immediate 12-bit offset Memory word to PC from PC address immediate 12-bit offset Memory byte [7:0] from base register address + immediate 12-bit offset, postindexed Memory byte [7:0] from base register address immediate 8-bit offset, postindexed Memory byte [7:0] from register address shifted left by 0, 1, 2, or 3 LDR.W PC, [Rn], #<+/- <offset_8> LDR.W PC, [Rn], #<+/-<offset_8> LDR.W PC, [Rn], #<+/-<offset_8> LDR.W PC, [Rn], #<+/-<offset_8> LDR.W PC, [Rn], #<+/-<offset_12>] LDR.W PC, [Rn], #<-/-<offset_12>] LDR.W PC, [Rn], #<-/-> LDR.W PC, [Rn], #<-/-> LDR.W PC, [Rn], #<-/-> LDR.W PC,</offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_8></offset_8></offset_8></offset_8>	Memory word from base register address + immediate 12-bit offset	LDR.W <rxf>, [<rn>, #<offset_12>]</offset_12></rn></rxf>
Memory word from base register address immediate 8-bit offset, postindexed Memory word from base register address immediate 8-bit offset, preindexed Memory word from base register address immediate 8-bit offset, preindexed Memory word to PC from base register address immediate 8-bit offset, preindexed Memory word from register address shifted left by 0, 1, 2, or 3 places Memory word to PC from register address shifted left by 0, 1, 2, or 3 places Memory word to PC from register address shifted left by 0, 1, 2, or 3 places Memory word from PC address immediate 12-bit offset Memory word to PC from PC address immediate 12-bit offset Memory byte [7:0] from base register address + immediate 12-bit offset Memory byte [7:0] from base register address immediate 8-bit offset, postindexed Memory byte [7:0] from register address shifted left by 0, 1, 2, or 3 LDR.W <rxf>, [<rn>, #+/-<offset_12>] LDR.W PC, [PC, #+/-<offset_12>]</offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></rn></rxf>	Memory word to PC from register address + immediate 12-bit offset	LDR.W PC, [<rn>, #<offset_12>]</offset_12></rn>
Memory word from base register address immediate 8-bit offset, preindexed Memory word to PC from base register address immediate 8-bit offset, preindexed Memory word to PC from base register address immediate 8-bit offset, preindexed Memory word from register address shifted left by 0, 1, 2, or 3 places Memory word to PC from register address shifted left by 0, 1, 2, or 3 places Memory word to PC from register address shifted left by 0, 1, 2, or 3 places Memory word from PC address immediate 12-bit offset Memory word to PC from PC address immediate 12-bit offset Memory byte [7:0] from base register address + immediate 12-bit offset Memory byte [7:0] from base register address immediate 8-bit offset, postindexed Memory byte [7:0] from register address shifted left by 0, 1, 2, or 3 LDR.W PC, [Rn>, 4+/- <offset_12>] LDR.W PC, [PC, #+/-<offset_12>] LDRB.W Rxf>, [Rn>, #<offset_12>] LDRB.W Rxf>, [Rn>, #<offset_12>] LDRB.W Rxf>, [Rn>, #<-offset_12>] LDRB.W Rxf>, [Rn>, #<-offset_12>] LDRB.W Rxf>, [Rn>, #<-offset_12>] LDRB.W Rxf>, [Rn>, Rm>{, LSL #<shift>}]</shift></offset_12></offset_12></offset_12></offset_12>	Memory word to PC from base register address immediate 8-bit offset, postindexed	LDR.W PC, [Rn], #<+/- <offset_8></offset_8>
LDRT.W <rxf>, [<rn>, #<offset_8>] </offset_8></rn></rxf>	Memory word from base register address immediate 8-bit offset, postindexed	LDR.W <rxf>, [<rn>], #+/-<offset_8></offset_8></rn></rxf>
Memory word from register address shifted left by 0, 1, 2, or 3 places Memory word to PC from register address shifted left by 0, 1, 2, or 3 places Memory word from PC address immediate 12-bit offset Memory word to PC from PC address immediate 12-bit offset Memory word to PC from PC address immediate 12-bit offset Memory byte [7:0] from base register address + immediate 12-bit offset, Memory byte [7:0] from base register address immediate 8-bit offset, Memory byte [7:0] from register address shifted left by 0, 1, 2, or 3 Memory byte [7:0] from register address shifted left by 0, 1, 2, or 3 LDRB.W <rxf>, [<rn>, *Rm>{, LSL #<shift>}] LDRB.W <rxf>, [<rn>], #+/-<offset_8> LDRB.W <rxf>, [<rn>], #+/-<offset_8> LDRB.W <rxf>, [<rn>], #+/-<offset_8></offset_8></rn></rxf></offset_8></rn></rxf></offset_8></rn></rxf></shift></rn></rxf>	Memory word from base register address immediate 8-bit offset, preindexed	
Memory word to PC from register address shifted left by 0, 1, 2, or 3 places LDR.W PC, [<rn>, <rm>{, LSL #<shift>}] LDR.W PC, [<rn>, <rm>{, LSL #<shift>}] LDR.W PC, [<rn>, <rm>{, LSL #<shift>}] LDR.W PC, [PC, #+/-<offset_12>] LDR.W PC, [PC, #+/-<offset_12>]</offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></offset_12></shift></rm></rn></shift></rm></rn></shift></rm></rn>	Memory word to PC from base register address immediate 8-bit offset, preindexed	LDR.W PC, [<rn>, #+/-<offset_8>]!</offset_8></rn>
Memory word from PC address immediate 12-bit offset LDR.W <rxf>, [PC, #+/-<offset_12>] Memory word to PC from PC address immediate 12-bit offset LDR.W PC, [PC, #+/-<offset_12>] Memory byte [7:0] from base register address + immediate 12-bit offset LDRB.W <rxf>, [<rn>, #<offset_12>] LDRB.W <rxf>, [<rn>, #<offset_12>] Memory byte [7:0] from base register address immediate 8-bit offset, postindexed Memory byte [7:0] from register address shifted left by 0, 1, 2, or 3 LDRB.W <rxf>, [<rn>, *Rm>{, LSL #<shift>}]</shift></rn></rxf></offset_12></rn></rxf></offset_12></rn></rxf></offset_12></offset_12></rxf>	Memory word from register address shifted left by 0, 1, 2, or 3 places	LDR.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf>
Memory word to PC from PC address immediate 12-bit offset LDR.W PC, [PC, #+/- <offset_12>] Memory byte [7:0] from base register address + immediate 12-bit offset LDRB.W <rxf>, [<rn>, #<offset_12>] LDRB.W <rxf>, [<rn>], #+/-<offset_8> postindexed Memory byte [7:0] from register address shifted left by 0, 1, 2, or 3 LDRB.W <rxf>, [<rn>], #+/-<offset_8> LDRB.W <rxf>, [<rn>], #+/-<offset_8></offset_8></rn></rxf></offset_8></rn></rxf></offset_8></rn></rxf></offset_12></rn></rxf></offset_12>	Memory word to PC from register address shifted left by 0, 1, 2, or 3 places	LDR.W PC, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn>
Memory byte [7:0] from base register address + immediate 12-bit offset LDRB.W <rxf>, [<rn>, #<offset_12>] Memory byte [7:0] from base register address immediate 8-bit offset, postindexed Memory byte [7:0] from register address shifted left by 0, 1, 2, or 3 LDRB.W <rxf>, [<rn>, #+/-<offset_8> LDRB.W <rxf>, [<rn>, **Rn>, **Rn>, **LDRB.W <rxf>, [<rn>, **LDRB.W <rxf>, [<rn>, **Rn>, **LDRB.W <rxf>, [<rn>, **Rn>, **LDRB.W <rxf>, [<rn>, **Rn>, **LDRB.W <rxf>, [<rn>, **LDRB.W <rxf>, [<rn], **ldrb.w="" <rxf="">, [<rn], **ldr<="" td=""><td>Memory word from PC address immediate 12-bit offset</td><td>LDR.W <rxf>, [PC, #+/-<offset_12>]</offset_12></rxf></td></rn],></rn],></rn],></rn],></rn],></rn],></rn],></rn],></rn],></rn],></rn],></rn],></rn],></rn],></rn],></rn],></rn],></rn],></rn],></rn],></rn],></rn],></rn],></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></rn></rxf></offset_8></rn></rxf></offset_12></rn></rxf>	Memory word from PC address immediate 12-bit offset	LDR.W <rxf>, [PC, #+/-<offset_12>]</offset_12></rxf>
offset Memory byte [7:0] from base register address immediate 8-bit offset, postindexed Memory byte [7:0] from register address shifted left by 0, 1, 2, or 3 LDRB.W <rxf>, [<rn>], #+/-<offset_8> LDRB.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf></offset_8></rn></rxf>	Memory word to PC from PC address immediate 12-bit offset	LDR.W PC, [PC, #+/- <offset_12>]</offset_12>
postindexed Memory byte [7:0] from register address shifted left by 0, 1, 2, or 3 LDRB.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf>	Memory byte [7:0] from base register address + immediate 12-bit offset	LDRB.W <rxf>, [<rn>, #<offset_12>]</offset_12></rn></rxf>
	Memory byte [7:0] from base register address immediate 8-bit offset, postindexed	LDRB.W <rxf>. [<rn>], #+/-<offset_8></offset_8></rn></rxf>
I I	Memory byte [7:0] from register address shifted left by 0, 1, 2, or 3 places	LDRB.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf>
Memory byte [7:0] from base register address immediate 8-bit offset, LDRB.W <rxf>, [<rn>, #<+/-<offset_8>]! preindexed</offset_8></rn></rxf>	Memory byte [7:0] from base register address immediate 8-bit offset, preindexed	LDRB.W <rxf>, [<rn>, #<+/-<offset_8>]!</offset_8></rn></rxf>
Memory byte from PC address immediate 12-bit offset LDRB.W <rxf>, [PC, #+/-<offset_12>]</offset_12></rxf>	Memory byte from PC address immediate 12-bit offset	LDRB.W <rxf>, [PC, #+/-<offset_12>]</offset_12></rxf>
Memory doubleword from register address 8-bit offset 4, preindexed LDRD.W <rxf>, <rxf2>, [<rn>, #+/-<offset_8> * 4]{!}</offset_8></rn></rxf2></rxf>	Memory doubleword from register address 8-bit offset 4, preindexed	LDRD.W <rxf>, <rxf2>, [<rn>, #+/-<offset_8> * 4]{!}</offset_8></rn></rxf2></rxf>

Operation	Assembler
Memory doubleword from register address 8-bit offset 4, postindexed	LDRD.W <rxf>, <rxf2>, [<rn>], #+/-<offset_8> * 4</offset_8></rn></rxf2></rxf>
Load register exclusive calculates an address from a base register value and an immediate offset, loads a word from memory, writes it to a register	LDREX <c> <rt>,[<rn>{,#<imm>}]</imm></rn></rt></c>
Load register exclusive halfword calculates an address from a base register value and an immediate offset, loads a halfword from memory, writes it to a register	LDREXH <c> <rt>,[<rn>{,#<imm>}]</imm></rn></rt></c>
Load register exclusive byte calculates an address from a base register value and an immediate offset, loads a byte from memory, writes it to a register	LDREXB <c> <rt>,[<rn>{,#<imm>}]</imm></rn></rt></c>
Memory halfword [15:0] from base register address + immediate 12-bit offset	LDRH.W <rxf>, [<rn>, #<offset_12>]</offset_12></rn></rxf>
Memory halfword [15:0] from base register address immediate 8-bit offset, preindexed	LDRH.W <rxf>, [<rn>, #<+/-<offset_8>]!</offset_8></rn></rxf>
Memory halfword [15:0] from base register address immediate 8-bit offset, postindexed	LDRH.W <rxf>. [<rn>], #+/-<offset_8></offset_8></rn></rxf>
Memory halfword [15:0] from register address shifted left by 0, 1, 2, or 3 places	LDRH.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf>
Memory halfword from PC address immediate 12-bit offset	LDRH.W <rxf>, [PC, #+/-<offset_12>]</offset_12></rxf>
Memory signed byte [7:0] from base register address + immediate 12-bit offset	LDRSB.W <rxf>, [<rn>, #<offset_12>]</offset_12></rn></rxf>
Memory signed byte [7:0] from base register address immediate 8-bit offset, postindexed	LDRSB.W <rxf>. [<rn>], #+/-<offset_8></offset_8></rn></rxf>
Memory signed byte [7:0] from base register address immediate 8-bit offset, preindexed	LDRSB.W <rxf>, [<rn>, #<+/-<offset_8>]!</offset_8></rn></rxf>
Memory signed byte [7:0] from register address shifted left by 0, 1, 2, or 3 places	LDRSB.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf>
Memory signed byte from PC address immediate 12-bit offset	LDRSB.W <rxf>, [PC, #+/-<offset_12>]</offset_12></rxf>
Memory signed halfword [15:0] from base register address + immediate 12-bit offset	LDRSH.W <rxf>, [<rn>, #<offset_12>]</offset_12></rn></rxf>
Memory signed halfword [15:0] from base register address immediate 8-bit offset, postindexed	LDRSH.W <rxf>. [<rn>], #+/-<offset_8></offset_8></rn></rxf>
Memory signed halfword [15:0] from base register address immediate 8-bit offset, preindexed	LDRSH.W <rxf>, [<rn>, #<+/-<offset_8>]!</offset_8></rn></rxf>
Memory signed halfword [15:0] from register address shifted left by 0, 1, 2, or 3 places	LDRSH.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf>
Memory signed halfword from PC address immediate 12-bit offset	LDRSH.W <rxf>, [PC, #+/-<offset_12>]</offset_12></rxf>
Logical shift left register value by number in register	LSL{S}.W <rd>, <rn>, <rm></rm></rn></rd>
Logical shift right register value by number in register	LSR{S}.W <rd>, <rn>, <rm></rm></rn></rd>
Multiply two signed or unsigned register values and add the low 32 bits to a register value	MLA.W <rd>, <rn>, <rm>, <racc></racc></rm></rn></rd>
Multiply two signed or unsigned register values and subtract the low 32 bits from a register value	MLS.W <rd>, <rn>, <rm>, <racc></racc></rm></rn></rd>
Move immediate 12-bit value to register	MOV{S}.W <rd>, #<modify_constant(immed_12)></modify_constant(immed_12)></rd>
Move shifted register value to register	MOV{S}.W <rd>, <rm>{, <shift>}</shift></rm></rd>
Move immediate 16-bit value to top halfword [31:16] of register	MOVT.W <rd>, #<immed_16></immed_16></rd>
Move immediate 16-bit value to bottom halfword [15:0] of register and clear top halfword [31:16]	MOVW.W <rd>>, #<immed_16></immed_16></rd>
Move to register from status	MRS <c> <rd>, <psr></psr></rd></c>

Operation	Assembler
Move to status register	MSR <c> <psr>_<fields>,<rn></rn></fields></psr></c>
Multiply two signed or unsigned register values	MUL.W <rd>, <rn>, <rm></rm></rn></rd>
No operation	NOP.W
Logical OR NOT register value with immediate 12-bit value	ORN{S}.W <rd>, <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn></rd>
Logical OR NOT register value with shifted register value	ORN[S}.W <rd>, <rn>, <rm>{, <shift>}</shift></rm></rn></rd>
Logical OR register value with immediate 12-bit value	ORR{S}.W <rd>, <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn></rd>
Logical OR register value with shifted register value	ORR{S}.W <rd>, <rn>, <rm>{, <shift>}</shift></rm></rn></rd>
Reverse bit order	RBIT.W <rd>, <rm></rm></rd>
Reverse bytes in word	REV.W <rd>, <rm></rm></rd>
Reverse bytes in each halfword	REV16.W <rd>, <rn></rn></rd>
Reverse bytes in bottom halfword and sign-extend	REVSH.W <rd>, <rn></rn></rd>
Rotate right by number in register	ROR{S}.W <rd>, <rn>, <rm></rm></rn></rd>
Rotate right with extend	RRX{S}.W <rd>, <rm></rm></rd>
Subtract a register value from an immediate 12-bit value	RSB{S}.W <rd>, <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn></rd>
Subtract a register value from a shifted register value	RSB{S}.W <rd>, <rn>, <rm>{, <shift>}</shift></rm></rn></rd>
Subtract immediate 12-bit value and C bit from register value	SBC{S}.W <rd>, <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn></rd>
Subtract shifted register value and C bit from register value	SBC{S}.W <rd>, <rn>, <rm>{, <shift>}</shift></rm></rn></rd>
Copy selected bits to register and sign-extend	SBFX.W <rd>, <rn>, #<lsb>, #<width></width></lsb></rn></rd>
Signed divide	SDIV <c> <rd>,<rn>,<rm></rm></rn></rd></c>
Send event	SEV <c></c>
Multiply signed words and add signed-extended value to 2-register value	SMLAL.W <rdlo>, <rdhi>, <rn>, <rm></rm></rn></rdhi></rdlo>
Multiply two signed register values	SMULL.W <rdlo>, <rdhi>, <rn>, <rm></rm></rn></rdhi></rdlo>
Signed saturate	SSAT.W <c> <rd>, #<imm>, <rn>{, <shift>}</shift></rn></imm></rd></c>
Multiple register words to consecutive memory locations	STM{IA DB}.W <rn>{!}, <registers></registers></rn>
Register word to register address + immediate 12-bit offset	STR.W <rxf>, [<rn>, #<offset_12>]</offset_12></rn></rxf>
Register word to register address immediate 8-bit offset, postindexed	STR.W <rxf>, [<rn>], #+/-<offset_8></offset_8></rn></rxf>
Register word to register address shifted by 0, 1, 2, or 3 places	STR.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf>
Register word to register address immediate 8-bit offset, preindexed Store, preindexed	STR.W <rxf>, [<rn>, #+/-<offset_8>]{!} STRT.W <rxf>, [<rn>, #<offset_8>]</offset_8></rn></rxf></offset_8></rn></rxf>
Register byte [7:0] to register address immediate 8-bit offset, preindexed	STRB{T}.W <rxf>, [<rn>, #+/-<offset_8>]{!}</offset_8></rn></rxf>
Register byte [7:0] to register address + immediate 12-bit offset	STRB.W <rxf>, [<rn>, #<offset_12>]</offset_12></rn></rxf>
Register byte [7:0] to register address immediate 8-bit offset, postindexed	STRB.W <rxf>, [<rn>], #+/-<offset_8></offset_8></rn></rxf>
Register byte [7:0] to register address shifted by 0, 1, 2, or 3 places	STRB.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf>
Store doubleword, preindexed	STRD.W <rxf>, <rxf2>, [<rn>, #+/-<offset_8> * 4]{!}</offset_8></rn></rxf2></rxf>
Store doubleword, postindexed	STRD.W <rxf>, <rxf2>, [<rn>, #+/-<offset_8> * 4]</offset_8></rn></rxf2></rxf>
Store register exclusive calculates an address from a base register value and an immediate offset, and stores a word from a register to memory if the executing processor has exclusive access to the memory addressed.	STREX <c> <rd>,<rt>,[<rn>{,#<imm>}]</imm></rn></rt></rd></c>

Operation	Assembler
Store register exclusive byte derives an address from a base register value, and stores a byte from a register to memory if the executing processor has exclusive access to the memory addressed	STREXB <c> <rd>,<rt>,[<rn>]</rn></rt></rd></c>
Store register exclusive halfword derives an address from a base register value, and stores a halfword from a register to memory if the executing processor has exclusive access to the memory addressed.	STREXH <c> <rd>,<rt>,[<rn>]</rn></rt></rd></c>
Register halfword [15:0] to register address + immediate 12-bit offset	STRH.W <rxf>, [<rn>, #<offset_12>]</offset_12></rn></rxf>
Register halfword [15:0] to register address shifted by 0, 1, 2, or 3 places	STRH.W <rxf>, [<rn>, <rm>{, LSL #<shift>}]</shift></rm></rn></rxf>
Register halfword [15:0] to register address immediate 8-bit offset, preindexed	STRH{T}.W <rxf>, [<rn>, #+/-<offset_8>]{!}</offset_8></rn></rxf>
Register halfword [15:0] to register address immediate 8-bit offset, postindexed	STRH.W <rxf>, [<rn>], #+/-<offset_8></offset_8></rn></rxf>
Subtract immediate 12-bit value from register value	SUB{S}.W <rd>, <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn></rd>
Subtract shifted register value from register value	SUB{S}.W <rd>, <rn>, <rm>{, <shift>}</shift></rm></rn></rd>
Subtract immediate 12-bit value from register value	SUBW.W <rd>, <rn>, #<immed_12></immed_12></rn></rd>
Sign extend byte to 32 bits	SXTB.W <rd>, <rm>{, <rotation>}</rotation></rm></rd>
Sign extend halfword to 32 bits	SXTH.W <rd>, <rm>{, <rotation>}</rotation></rm></rd>
Table branch byte	TBB [<rn>, <rm>]</rm></rn>
Table branch halfword	TBH [<rn>, <rm>, LSL #1]</rm></rn>
Exclusive OR register value with immediate 12-bit value	TEQ.W <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn>
Exclusive OR register value with shifted register value	TEQ.W <rn>, <rm>{, <shift}< td=""></shift}<></rm></rn>
Logical AND register value with 12-bit immediate value	TST.W <rn>, #<modify_constant(immed_12)></modify_constant(immed_12)></rn>
Logical AND register value with shifted register value	TST.W <rn>, <rm>{, <shift>}</shift></rm></rn>
Copy bit field from register value to register and zero-extend to 32 bits	UBFX.W <rd>, <rn>, #<lsb>, #<width></width></lsb></rn></rd>
Unsigned divide	UDIV <c> <rd>,<rn>,<rm></rm></rn></rd></c>
Multiply two unsigned register values and add to a 2-register value	UMLAL.W <rdlo>, <rdhi>, <rn>, <rm></rm></rn></rdhi></rdlo>
Multiply two unsigned register values	UMULL.W <rdlo>, <rdhi>, <rn>, <rm></rm></rn></rdhi></rdlo>
Unsigned saturate	USAT <c> <rd>, #<imm>, <rn>{, <shift>}</shift></rn></imm></rd></c>
Copy unsigned byte to register and zero-extend to 32 bits	UXTB.W <rd>, <rm>{, <rotation>}</rotation></rm></rd>
Copy unsigned halfword to register and zero-extend to 32 bits	UXTH.W <rd>, <rm>{, <rotation>}</rotation></rm></rd>
Wait for event	WFE.W
Wait for interrupt	WFI.W

2.2.2 Serial Wire and JTAG Debug

Luminary Micro replaces the ARM SW-DP and JTAG-DP with the ARM CoreSight[™]-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. As a result, Chapter 12, "Debug Port," of the *ARM® Cortex*[™]-*M3 Technical Reference Manual* does not apply to Stellaris[®] devices.

The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the CoreSight™ Design Kit Technical Reference Manual for details on SWJ-DP.


2.2.3 Embedded Trace Macrocell (ETM)

ETM is not implemented in the Stellaris[®] devices. As a result, Chapters 15 and 16 of the *ARM*® *Cortex*™-*M3 Technical Reference Manual* can be ignored.

2.2.4 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. Stellaris[®] devices implement the TPIU as shown in Figure 2-2. This implementation is similar to the non-ETM version described in the *ARM® Cortex™-M3 Technical Reference Manual*, however, SWJ-DP only provides the Serial Wire Viewer (SWV) output format for the TPIU.

Figure 2-2. TPIU Block Diagram



2.2.5 ROM Table

The default ROM table is implemented as described in the *ARM*® *Cortex*™-*M3 Technical Reference*Manual.

2.2.6 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S9B95 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

2.2.7 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

- Facilitates low-latency exception and interrupt handling
- Controls power management
- Implements system control registers

The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode by enabling the Configuration Control Register (see the ARM® Cortex™-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

2.2.7.1 Interrupts

The ARM® Cortex™-M3 Technical Reference Manual describes the maximum number of interrupts and interrupt priorities. The LM3S9B95 microcontroller supports 53 interrupts with eight priority levels.

In addition to the peripheral interrupts, the system also provides for a non-maskable interrupt (NMI). The NMI is generally used in safety critical applications where the immediate execution of an interrupt handler is required. The NMI signal is available as an external signal so that it may be generated by external circuitry. The NMI is also used internally as part of the main oscillator verification circuitry. More information on the non-maskable interrupt is located in "Non-Maskable Interrupt" on page 93.

2.2.8 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine
- A high-speed alarm timer using the system clock
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter used to measure time to completion and time used
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

2.2.8.1 Functional Description

The timer consists of three registers:

- SysTick Control and Status Register a control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status
- SysTick Reload Value Register the reload value for the counter, used to provide the counter's wrap value
- SysTick Current Value Register the current value of the counter

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris[®] devices.

When enabled, the timer counts down on each clock from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Clearing the SysTick Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the SysTick Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter does not decrement. The timer is clocked with respect to a reference clock, which can be either the core clock or an external clock source.

2.2.8.2 SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

Bit/Field	Name	Туре	Reset	Description	
31:17	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
16	COUNTFLAG	R/W	0	Count Flag	
				When set, this bit indicates that the timer has counted to 0 since the last time this register was read.	
				This bit is cleared by a read of the register.	
				If read by the debugger using the DAP, this bit is cleared only if the MasterType bit in the AHB-AP Control Register is clear. Otherwise, the COUNTFLAG bit is not changed by the debugger read.	
15:3	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
2	CLKSOURCE	R/W	0	Clock Source	
				Value Description	
				0 External reference clock. (Not implemented for Stellaris® microcontrollers.)	
				1 Core clock	
				Because an external reference clock is not supported, this bit must be set in order for SysTick to operate.	
1	TICKINT	R/W	0	Tick Interrupt	
				When set, this bit causes an interrupt to be generated to the NVIC when SysTick counts to 0.	
				When clear, interrupt generation is disabled. Software can use the COUNTFLAG to determine if the counter has ever reached 0.	
0	ENABLE	R/W	0	Enable	
				When set, this bit enables SysTick to operate in a multi-shot way. That is, the counter loads the Reload value and begins counting down. On reaching 0, the COUNTFLAG bit is set and an interrupt is generated if enabled by TICKINT. The counter then loads the Reload value again and begins counting.	
				When this bit is clear, the counter is disabled.	

2.2.8.3 SysTick Reload Value Register

The SysTick Reload Value Register specifies the start value to load into the SysTick Current Value Register when the counter reaches 0. The start value can be between 1 and 0x00FF.FFFF. A start value of 0 is possible but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

SysTick can be configured as a multi-shot timer, repeated over and over, firing every N+1 clock pulses, where N is any value from 1 to 0x00FF.FFFF. For example, if a tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD field.

When configuring SysTick as a single-shot timer, a new value is written on each tick interrupt, and the actual count down value must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD field.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO	l	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	RELOAD	R/W	-	Reload Value Value to load into the SysTick Current Value Register when the counter reaches 0.

2.2.8.4 SysTick Current Value Register

The SysTick Current Value Register contains the current value of the counter.

Bit/Field	Name	Type	Reset	Description
31:24	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	CURRENT	W1C	-	Current Value
				This field contains the current value at the time the register is accessed. No read-modify-write protection is provided, so change with care.
				This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.

2.2.8.5 SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

3 Memory Map

The memory map for the LM3S9B95 controller is provided in Table 3-1.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the ARM® CortexTM-M3 Technical Reference Manual.

Note that within the memory map, all reserved space returns a bus fault when read or written.

Table 3-1. Memory Map

Start	End	Description	For details, see page	
Memory				
0x0000.0000	0x0003.FFFF	On-chip Flash	196	
0x0004.0000	0x00FF.FFFF	Reserved	-	
0x0100.0000	0x0100.4FFF	On-chip ROM	196	
0x0100.5000	0x0100.5EFF	AES+CRC software in on-chip ROM	1048	
0x0100.5F00	0x1FFF.FFFF	Reserved	-	
0x2000.0000	0x2001.7FFF	Bit-banded on-chip SRAM	196	
0x2001.8000	0x21FF.FFFF	Reserved	-	
0x2200.0000	0x222F.FFFF	Bit-band alias of 0x2000.0000 through 0x200F.FFFF	196	
0x2230.0000	0x3FFF.FFFF	Reserved	-	
FiRM Peripherals	-		<u>'</u>	
0x4000.0000	0x4000.0FFF	Watchdog timer 0	430	
0x4000.1000	0x4000.1FFF	Watchdog timer 1	430	
0x4000.2000	0x4000.3FFF	Reserved	-	
0x4000.4000	0x4000.4FFF	GPIO Port A	300	
0x4000.5000	0x4000.5FFF	GPIO Port B	300	
0x4000.6000	0x4000.6FFF	GPIO Port C	300	
0x4000.7000	0x4000.7FFF	GPIO Port D	300	
0x4000.8000	0x4000.8FFF	SSI0	583	
0x4000.9000	0x4000.9FFF	SSI1	583	
0x4000.A000	0x4000.BFFF	Reserved	-	
0x4000.C000	0x4000.CFFF	UART0	529	
0x4000.D000	0x4000.DFFF	UART1	529	
0x4000.E000	0x4000.EFFF	UART2	529	
0x4000.F000	0x4001.FFFF	Reserved	-	
Peripherals				
0x4002.0000	0x4002.07FF	I ² C Master 0	624	
0x4002.0800	0x4002.0FFF	I ² C Slave 0	636	
0x4002.1000	0x4002.17FF	I ² C Master 1	624	
0x4002.1800	0x4002.1FFF	I ² C Slave 1	636	
0x4002.2000	0x4002.3FFF	Reserved	-	
0x4002.4000	0x4002.4FFF	GPIO Port E	300	
0x4002.5000	0x4002.5FFF	GPIO Port F	300	

Start	End	Description	For details, see page
0x4002.6000	0x4002.6FFF	GPIO Port G	300
0x4002.7000	0x4002.7FFF	GPIO Port H	300
0x4002.8000	0x4002.8FFF	PWM	894
0x4002.9000	0x4002.BFFF	Reserved	-
0x4002.C000	0x4002.CFFF	QEI0	947
0x4002.D000	0x4002.DFFF	QEI1	947
0x4002.E000	0x4002.FFFF	Reserved	-
0x4003.0000	0x4003.0FFF	Timer 0	400
0x4003.1000	0x4003.1FFF	Timer 1	400
0x4003.2000	0x4003.2FFF	Timer 2	400
0x4003.3000	0x4003.3FFF	Timer 3	400
0x4003.4000	0x4003.7FFF	Reserved	-
0x4003.8000	0x4003.8FFF	ADC0	468
0x4003.9000	0x4003.9FFF	ADC1	468
0x4003.A000	0x4003.BFFF	Reserved	-
0x4003.C000	0x4003.CFFF	Analog Comparators	872
0x4003.D000	0x4003.DFFF	GPIO Port J	300
0x4003.E000	0x4003.FFFF	Reserved	-
0x4004.0000	0x4004.0FFF	CAN0 Controller	695
0x4004.1000	0x4004.1FFF	CAN1 Controller	695
0x4004.2000	0x4004.7FFF	Reserved	-
0x4004.8000	0x4004.8FFF	Ethernet Controller	733
0x4004.9000	0x4004.FFFF	Reserved	-
0x4005.0000	0x4005.0FFF	USB	790
0x4005.1000	0x4005.3FFF	Reserved	-
0x4005.4000	0x4005.4FFF	l ² S0	656
0x4005.5000	0x4005.7FFF	Reserved	-
0x4005.8000	0x4005.8FFF	GPIO Port A (AHB aperture)	300
0x4005.9000	0x4005.9FFF	GPIO Port B (AHB aperture)	300
0x4005.A000	0x4005.AFFF	GPIO Port C (AHB aperture)	300
0x4005.B000	0x4005.BFFF	GPIO Port D (AHB aperture)	300
0x4005.C000	0x4005.CFFF	GPIO Port E (AHB aperture)	300
0x4005.D000	0x4005.DFFF	GPIO Port F (AHB aperture)	300
0x4005.E000	0x4005.EFFF	GPIO Port G (AHB aperture)	300
0x4005.F000	0x4005.FFFF	GPIO Port H (AHB aperture)	300
0x4006.0000	0x4006.0FFF	GPIO Port J (AHB aperture)	300
0x4006.1000	0x400C.FFFF	Reserved	-
0x400D.0000	0x400D.FFFF	EPI0	353
0x400E.0000	0x400F.CFFF	Reserved	-
0x400F.D000	0x400F.DFFF	Flash control	200
0x400F.E000	0x400F.EFFF	System control	101
0x400F.F000	0x400F.FFFF	μDMA	247

Start	End	Description	For details, see page
0x4010.0000	0x41FF.FFFF	Reserved	-
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
0x4400.0000	0xDFFF.FFFF	Reserved	-
Private Peripheral Bu	ıs		
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.3000	0xE000.DFFF	Reserved	-
0xE000.E000	0xE000.EFFF	Nested Vectored Interrupt Controller (NVIC)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.F000	0xE003.FFFF	Reserved	-
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	ARM® Cortex™-M3 Technical Reference Manual
0xE004.1000	0xFFFF.FFFF	Reserved	-

4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions in Handler Mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 75 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 53 interrupts (listed in Table 4-2 on page 76).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. Priorities can be grouped by splitting priority levels into pre-emption priorities and subpriorities. All of the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM® Cortex™-M3 Technical Reference Manual*.

Internally, the highest user-programmable priority (0) is treated as fourth priority, after a Reset, Non-Maskable Interrupt (NMI), and a Hard Fault, in that order. Note that 0 is the default priority for all the programmable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

Important: It may take several processor cycles after a write to clear an interrupt source for the NVIC to see the interrupt source de-assert. Thus if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while the NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This situation can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on exceptions and interrupts.

Table 4-1. Exception Types

Exception Type	Vector Number	Priority ^a	Description
-	0	-	Stack top is loaded from the first entry of the vector table on reset.
Reset	1	-3 (highest)	This exception is invoked on power up and warm reset. On the first instruction, Reset drops to the lowest priority (and then is called the base level of activation). This exception is asynchronous.
Non-Maskable Interrupt (NMI)	2	-2	This exception is caused by the assertion of the NMI signal or by using the NVIC Interrupt Control State register and cannot be stopped or preempted by any exception but Reset. This exception is asynchronous.
Hard Fault	3	-1	This exception is caused by all classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This exception is synchronous.
Memory Management	4	programmable	This exception is caused by an MPU mismatch, including access violation and no match. This exception is synchronous.

Exception Type	Vector Number	Priority ^a	Description
Bus Fault	5	programmable	other address/memory related faults. This exception is synchronous when precise and asynchronous when imprecise.
			This fault can be enabled or disabled.
Usage Fault	6	programmable	This exception is caused by a usage fault, such as undefined instruction executed or illegal state transition attempt. This exception is synchronous.
-	7-10	-	Reserved.
SVCall	11	programmable	This exception is caused by a system service call with an SVC instruction. This exception is synchronous.
Debug Monitor	12	programmable	This exception is caused by the debug monitor (when not halting). This exception is synchronous, but only active when enabled. This exception does not activate if it is a lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	programmable	This exception is caused by a pendable request for system service. This exception is asynchronous and only pended by software.
SysTick	15	programmable	This exception is caused by the SysTick timer reaching 0, when it is enabled to generate an interrupt. This exception is asynchronous.
Interrupts	16 and above	programmable	This exception is caused by interrupts asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These exceptions are all asynchronous. Table 4-2 on page 76 lists the interrupts on the LM3S9B95 controller.

a. 0 is the default priority for all the programmable priorities.

Table 4-2. Interrupts

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Description
0-15	-	Processor exceptions
16	0	GPIO Port A
17	1	GPIO Port B
18	2	GPIO Port C
19	3	GPIO Port D
20	4	GPIO Port E
21	5	UART0
22	6	UART1
23	7	SSI0
24	8	I ² C0
25	9	PWM Fault
26	10	PWM Generator 0
27	11	PWM Generator 1
28	12	PWM Generator 2
29	13	QEI0
30	14	ADC0 Sequence 0
31	15	ADC0 Sequence 1
32	16	ADC0 Sequence 2
33	17	ADC0 Sequence 3
34	18	Watchdog Timers 0 and 1

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Description
35	19	Timer 0A
36	20	Timer 0B
37	21	Timer 1A
38	22	Timer 1B
39	23	Timer 2A
40	24	Timer 2B
41	25	Analog Comparator 0
42	26	Analog Comparator 1
43	27	Analog Comparator 2
44	28	System Control
45	29	Flash Control
46	30	GPIO Port F
47	31	GPIO Port G
48	32	GPIO Port H
49	33	UART2
50	34	SSI1
51	35	Timer 3A
52	36	Timer 3B
53	37	I ² C1
54	38	QEI1
55	39	CAN0
56	40	CAN1
57	41	Reserved
58	42	Ethernet Controller
59	43	Reserved
60	44	USB
61	45	PWM Generator 3
62	46	μDMA Software
63	47	μDMA Error
64	48	ADC1 Sequence 0
65	49	ADC1 Sequence 1
66	50	ADC1 Sequence 2
67	51	ADC1 Sequence 3
68	52	I ² S0
69	53	EPI
70	54	GPIO Port J
71	55	Reserved

5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of four pins: TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO output. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.


The Stellaris[®] JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

See the ARM® Cortex™-M3 Technical Reference Manual for more information on the ARM JTAG controller.

5.1 Block Diagram

Figure 5-1. JTAG Module Block Diagram



5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 79. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TCK and TMS inputs. The current state of the TAP controller depends on the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 85 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 1002 for JTAG timing diagrams.

Note: Of all the possible reset sources, only Power-On reset (POR) and the assertion of the RST input have any effect on the JTAG module. The pin configurations are reset by both the

RST input and POR, whereas the internal JTAG logic is only reset with POR. See "Reset Sources" on page 90 for more information on reset.

5.2.1 JTAG Interface Pins

The JTAG interface consists of four standard pins: TCK, TMS, TDI, and TDO. These pins and their associated state after a power-on reset or reset caused by the RST input are given in Table 5-1. Detailed information on each pin follows. Refer to "General-Purpose Input/Outputs (GPIOs)" on page 291 for information on how to reprogram the configuration of these pins.

Table 5-1. JTAG Port Pins State after Power-On Reset or RST assertion

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

5.2.1.1 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks and to ensure that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset, assuring that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source (see page 317 and page 319).

5.2.1.2 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state may be entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG module and associated registers are reset to their default values. This procedure should be performed to initialize the JTAG controller. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 82.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost (see page 317).

5.2.1.3 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, may present this data to the proper shift register chain. Because the TDI pin is sampled

on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost (see page 317).

5.2.1.4 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset, assuring that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states (see page 317 and page 319).

5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR). In order to reset the JTAG module after the microcontroller has been powered on, the TMS input must be held HIGH for five TCK clock cycles, resetting the TAP controller and all associated JTAG chains. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 5-2. Test Access Port State Machine

5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out on TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 85.

5.2.4 Operational Considerations

Certain operational parameters must be considered when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

5.2.4.1 GPIO Functionality

When the microcontroller is reset with either a POR or RST, the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (DEN[3:0] set in the **Port C GPIO Digital Enable (GPIODEN)** register), enabling the pull-up resistors (PUE[3:0] set in the **Port C GPIO Pull-Up Select (GPIOPUR)** register) and enabling the alternate hardware function (AFSEL[3:0] set in the **Port C GPIO Alternate Function Select (GPIOAFSEL)** register) on the JTAG/SWD pins. See page 321, page 317 and page 311.

It is possible for software to configure these pins as GPIOs after reset by clearing AFSEL[3:0] in the **Port C GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides four more GPIOs for use in the design.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is currently provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIOAFSEL register, GPIOPUR register, GPIOPUR register, GPIOPUR register (see page 319), and GPIODEN register are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 323) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 324) have been set.

5.2.4.2 Recovering a "Locked" Microcontroller

Note: Performing the sequence below restores the nonvolatile registers discussed in "Nonvolatile Register Programming" on page 199 to their factory default values. The mass erase of the Flash memory caused by the sequence below occurs prior to the nonvolatile registers being restored.

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug sequence that can be used to recover the microcontroller. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the microcontroller in reset mass erases the Flash memory. The sequence to recover the microcontroller is:

- Assert and hold the RST signal.
- 2. Perform steps 1. and 2. of the JTAG-to-SWD switch sequence on the section called "JTAG-to-SWD Switching" on page 84.
- 3. Perform steps 1. and 2. of the SWD-to-JTAG switch sequence on the section called "SWD-to-JTAG Switching" on page 84.
- 4. Perform steps 1. and 2. of the JTAG-to-SWD switch sequence.
- 5. Perform steps 1. and 2. of the SWD-to-JTAG switch sequence.
- 6. Perform steps 1. and 2. of the JTAG-to-SWD switch sequence.
- 7. Perform steps 1. and 2. of the SWD-to-JTAG switch sequence.

- 8. Perform steps 1. and 2. of the JTAG-to-SWD switch sequence.
- 9. Perform steps 1. and 2. of the SWD-to-JTAG switch sequence.
- Perform steps 1. and 2. of the JTAG-to-SWD switch sequence.
- 11. Perform steps 1. and 2. of the SWD-to-JTAG switch sequence.
- 12. Release the RST signal.
- 13. Wait 400 ms.
- 14. Power-cycle the microcontroller.

5.2.4.3 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This integration is accomplished with a SWD preamble that is issued before the SWD session begins.

The switching preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Select DR, Select IR, and Test Logic Reset states.

Stepping through this sequence of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM*® *Cortex™-M3 Technical Reference Manual* and the *ARM*® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This instance is the only one where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send the switching preamble to the microcontroller. The 16-bit TMS command for switching to SWD mode is defined as b1110.0111.1001.1110, transmitted LSB first. This command can also be represented as 0xE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit JTAG-to-SWD switch command, 0xE79E, on TMS.
- 3. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that if SWJ-DP was already in SWD mode, the SWD goes into the line reset state before sending the switch sequence.

SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch command to the microcontroller. The 16-bit TMS

command for switching to JTAG mode is defined as b1110.0111.0011.1100, transmitted LSB first. This command can also be represented as 0xE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit SWD-to-JTAG switch command, 0xE73C, on TMS.
- Send at least 50 TCK/SWCLK cycles with TMS/SWDIO High to ensure that if SWJ-DP was already
 in JTAG mode, the JTAG goes into the Test Logic Reset state before sending the switch
 sequence.

5.3 Initialization and Configuration

After a Power-On-Reset or an external reset (\overline{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. To return the pins to their JTAG functions, enable the four JTAG pins (PC[3:0]) for their alternate function using the **GPIOAFSEL** register. In addition to enabling the alternate functions, any other changes to the GPIO pad configurations on the four JTAG pins (PC[3:0]) should be returned to their default settings.

5.4 Register Descriptions

The registers in the JTAG TAP Controller or Shift Register chains are not memory mapped and are not accessible through the on-chip Advanced Peripheral Bus (APB). Instead, the registers within the JTAG controller are all accessed serially through the TAP Controller. These registers include the Instruction Register and the six Data Registers.

5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain connected between the JTAG TDI and TDO pins with a parallel load register. When the TAP Controller is placed in the correct states, bits can be shifted into the IR. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the IR bits is shown in Table 5-2. A detailed explanation of each instruction, along with its associated Data Register, follows.

Table 5-2. JTAG Instruction Register Commands

IR[3:0]	Instruction	Description
0x0	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0x1	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0x2	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
0x8	ABORT	Shifts data into the ARM Debug Port Abort Register.
0xA	DPACC	Shifts data into and out of the ARM DP Access Register.
0xB	APACC	Shifts data into and out of the ARM AC Access Register.
0xE	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
0xF	BYPASS	Connects TDI to TDO through a single Shift Register chain.

IR[3:0]	Instruction	Description
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

5.4.1.1 EXTEST Instruction

The EXTEST instruction is not associated with its own Data Register chain. Instead, the EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. With tests that drive known values out of the controller, this instruction can be used to verify connectivity. While the EXTEST instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

5.4.1.2 INTEST Instruction

The INTEST instruction is not associated with its own Data Register chain. Instead, the INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. With tests that drive known values into the controller, this instruction can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable. While the INTEST instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out on TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. See "Boundary Scan Data Register" on page 88 for more information.

5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. See the "ABORT Data Register" on page 89 for more information.

5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. See "DPACC Data Register" on page 89 for more information.

5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. See "APACC Data Register" on page 88 for more information.

5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure input and output data streams. IDCODE is the default instruction loaded into the JTAG Instruction Register when a Power-On-Reset (POR) is asserted, or the Test-Logic-Reset state is entered. See "IDCODE Data Register" on page 87 for more information.

5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. See "BYPASS Data Register" on page 88 for more information.

5.4.2 Data Registers

The JTAG module contains six Data Registers. These serial Data Register chains include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT and are discussed in the following sections.

5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3. The standard requires that every JTAG-compliant microcontroller implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This definition allows auto-configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x412F.C230. This value indicates an ARM Cortex-M3, Version 1 processor and allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

Figure 5-3. IDCODE Register Format



5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4. The standard requires that every JTAG-compliant microcontroller implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This definition allows auto-configuration test tools to determine which instruction is the default instruction.

Figure 5-4. BYPASS Register Format

5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5. Each GPIO pin, starting with a GPIO pin next to the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as shown in the figure. For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports and any other pins included on the Boundary Scan Data Chain, please refer to the Stellaris Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. The EXTEST instruction forces data out of the controller, and the INTEST instruction forces data into the controller.

Figure 5-5. Boundary Scan Register Format

5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

6 System Control

System control configures the overall operation of the device and provides information about the device. Configurable features include reset control, NMI operation, power control, clock control, and low-power modes.

6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 90
- Local control, such as reset (see "Reset Control" on page 90), power (see "Power Control" on page 94) and clock control (see "Clock Control" on page 94)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 99

6.1.1 Device Identification

Several read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, Flash size, and other features. See the **DID0** (page 102), **DID1** (page 131), **DC0-DC9** (page 133) and **NVMSTAT** (page 157) registers.

6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

6.1.2.1 Reset Sources

The LM3S9B95 microcontroller has six sources of reset:

- 1. External reset input pin (RST) assertion (see page 91).
- 2. Power-on reset (POR) (see page 91).
- 3. Internal brown-out (BOR) detector (see page 92).
- 4. Software-initiated reset (with the software reset registers) (see page 92).
- 5. A watchdog timer reset condition violation (see page 93).
- 6. MOSC failure (see page 93).

Table 6-1 provides a summary of results of the various reset operations.

Table 6-1. Reset Sources

Reset Source	Core Reset?	JTAG Reset?	On-Chip Peripherals Reset?
RST	Yes	Pin Config Only	Yes
Power-On Reset	Yes	Yes	Yes
Brown-Out Reset	Yes	No	Yes
Software Reset	Yes ^a	No	Yes ^b
Watchdog Reset	Yes	No	Yes

Reset Source	Core Reset?	JTAG Reset?	On-Chip Peripherals Reset?
MOSC Failure Reset	Yes	No	Yes

a. By using the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, in which case, all the bits in the **RESC** register are cleared except for the POR indicator. A bit in the **RESC** register can be cleared by writing a 0.

6.1.2.2 RST Pin Assertion

The external reset pin (RST) resets the microcontroller including the core and all the on-chip peripherals except the JTAG TAP controller (see "JTAG Interface" on page 78). The external reset sequence is as follows:

- The external reset pin (RST) is asserted for the duration specified by T_{MIN} and then de-asserted (see "Reset" on page 1003).
- 2. A few clock cycles from RST de-assertion to the start of the reset sequence is necessary for synchronization.
- The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The external reset timing is shown in Figure 27-6 on page 1003.


6.1.2.3 Power-On Reset (POR)

Note: The power-on reset also resets the JTAG controller. An external reset does not.

The Power-On Reset (POR) circuit monitors the power supply voltage (V_{DD}). The POR circuit generates a reset signal to all of the internal logic including JTAG when the power supply ramp reaches a threshold value (V_{TH}). If the application only uses the POR circuit, the $\overline{\tt RST}$ input must be connected to the power supply (V_{DD}) through a pull-up resistor (1K to 10K Ω).

The microcontroller must be operating within the specified operating parameters when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the microcontroller must reach 3.0 V within 10 msec of V_{DD} crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset signal to hold the microcontroller in reset longer than the internal POR, the $\overline{\tt RST}$ input may be used with the circuit as shown in Figure 6-1.

Figure 6-1. External Circuitry to Extend Reset



b. Programmable on a module-by-module basis using the Software Reset Control Registers.

The R_1 and C_1 components define the power-on delay. The R_2 resistor mitigates any leakage from the \overline{RST} input. The diode (D_1) discharges C_1 rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- The microcontroller waits for both external reset (RST) and internal POR to go inactive.
- The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The internal POR is only active on the initial power-up of the microcontroller. The Power-On Reset timing is shown in Figure 27-7 on page 1004.

6.1.2.4 Brown-Out Reset (BOR)

The microcontroller provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . If a brown-out condition is detected, the system may generate an interrupt or a system reset. Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset; if BORIOR is clear, an interrupt is generated. The default condition is to generate an interrupt, so BOR must be enabled. When a Brown-out condition occurs during a Flash PROGRAM or ERASE operation, a full system reset is always triggered without regard to the setting in the **PBORCTL** register.

The result of a brown-out reset is equivalent to that of an assertion of the external $\overline{\mathtt{RST}}$ input, and the reset is held active until the proper V_{DD} level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 27-8 on page 1004.

6.1.2.5 Software Reset

Software can reset a specific peripheral or generate a reset to the entire microcontroller.

Peripherals can be individually reset by software via three registers that control reset signals to each on-chip peripheral (see the **SRCRn** registers, see page 188). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 99).

The entire microcontroller including the core can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register. The software-initiated system reset sequence is as follows:

- A software microcontroller reset is initiated by setting the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- The internal reset is deasserted and the microcontroller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 27-9 on page 1004.

6.1.2.6 Watchdog Timer Reset

The Watchdog Timer module's function is to prevent system hangs. The LM3S9B95 microcontroller has two Watchdog Timer modules in case one watchdog clock source fails. One watchdog is run off the system clock and the other is run off the Precision Internal Oscillator (PIOSC). Each module operates in the same manner except that because the PIOSC watchdog timer module is in a different clock domain, register accesses must have a time delay between them. The watchdog timer can be configured to generate an interrupt to the microcontroller on its first time-out and to generate a reset on its second time-out.

After the watchdog's first time-out event, the 32-bit watchdog counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register and resumes counting down from that value. If the timer counts down to zero again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the microcontroller. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- An internal reset is asserted.
- The internal reset is released and the microcontroller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

For more information on the Watchdog Timer module, see "Watchdog Timer" on page 427.

The watchdog reset timing is shown in Figure 27-10 on page 1004.

6.1.3 Non-Maskable Interrupt

The microcontroller has two sources of non-maskable interrupt (NMI):

- The assertion of the NMI signal
- A main oscillator verification error

If both sources of NMI are enabled, software must check that the main oscillator verification is the cause of the interrupt in order to distinguish between the two sources.

6.1.3.1 NMI Pin

The alternate function to GPIO port pin B7 is an NMI signal. The alternate function must be enabled in the GPIO for the signal to be used as an interrupt, as described in "General-Purpose Input/Outputs (GPIOs)" on page 291. Note that enabling the NMI alternate function requires the use of the GPIO lock and commit function just like the GPIO port pins associated with JTAG/SWD functionality, see page 324. The active sense of the NMI signal is High; asserting the enabled NMI signal above V_{IH} initiates the NMI interrupt sequence.

6.1.3.2 Main Oscillator Verification Failure

The LM3S9B95 microcontroller provides a main oscillator verification circuit that generates an error condition if the oscillator is running too fast or two slow. The main oscillator verification circuit can be programmed to generate a reset event, at which time a Power-on Reset is generated and control is transferred to the NMI handler. The NMI handler is used to address the main oscillator verification failure because the necessary code can be removed from the general reset handler, speeding up reset processing. The detection circuit is enabled by setting the CVAL bit in the **Main Oscillator**

Control (MOSCCTL) register. The main oscillator verification error is indicated in the main oscillator fail status (MOSCFAIL) bit in the **Reset Cause (RESC)** register. The main oscillator verification circuit action is described in more detail in "Main Oscillator Verification Circuit" on page 98.

6.1.4 Power Control

The Stellaris[®] microcontroller provides an integrated LDO regulator that may be used to provide power to the majority of the microcontroller's internal logic. For power reduction, a non-programmable LDO may be used to scale the microcontroller's 3.3 V input voltage to 1.2V. The voltage output has a minimum voltage of 1.08 V and a maximum of 1.35 V. The LDO delivers up to 60 ma.

Figure 6-2 shows the power architecture.

Note: On the printed circuit board, use the LDO output as the source of VDDC input. In addition, the LDO requires decoupling capacitors. See "On-Chip Low Drop-Out (LDO) Regulator Characteristics" on page 995.

VDDC GND Internal : Logic and PLL VDDC **GND** LDO Low-noise LDO VDD **GND** : : I/O Buffers VDD GND Analog circuits **GNDA** VDDA (ADC, analog : comparators) VDDA **GNDA**

Figure 6-2. Power Architecture

6.1.5 Clock Control

System control determines the control of clocks in this part.

6.1.5.1 Fundamental Clock Sources

There are multiple clock sources for use in the microcontroller:

- Precision Internal Oscillator (PIOSC). The precision internal oscillator is an on-chip clock source. It does not require the use of any external components.]The PIOSC provides a clock that is 16 MHz ±1% at room temperature and ±3% across temperature. Applications that do not depend on highly accurate clock sources may use this clock source to reduce system cost. The precision internal oscillator is the clock source the microcontroller uses during and following POR. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference.
- Main Oscillator (MOSC). The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. If the PLL is being used, the crystal value must be one of the supported frequencies between 3.579545 MHz through 16.384 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 16.384 MHz. The single-ended clock source range is from DC through the specified speed of the microcontroller. The supported crystals are listed in the XTAL bit field in the RCC register (see page 113).
- Internal 30-kHz Oscillator. The internal 30-kHz oscillator is similar to the internal oscillator, except that it provides an operational frequency of 30 kHz ± 50%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the main oscillator to be powered down.

The internal system clock (SysClk), is derived from any of the above sources plus two others: the output of the main internal PLL and the precision internal oscillator divided by four (4 MHz \pm 1%). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 16.384 MHz (inclusive). Table 6-2 on page 95 shows how the various clock sources can be used in a system.


Table 6-2. Clock Source Options

Clock Source	Drive PLL?		Used as SysClk?	
Precision Internal Oscillator	Yes	BYPASS = 0, OSCSRC = 0x1	Yes	BYPASS = 1, OSCSRC = 0x1
Internal Oscillator divide by 4 (4 MHz ± 1%)	No	BYPASS = 1	Yes	BYPASS = 1, OSCSRC = 0x2
Main Oscillator	Yes	BYPASS = 0, OSCSRC = 0x0	Yes	BYPASS = 1, OSCSRC = 0x0
Internal 30-kHz Oscillator	No	BYPASS = 1	Yes	BYPASS = 1, OSCSRC = 0x3

The Run-Mode Clock Configuration (RCC) and Run-Mode Clock Configuration 2 (RCC2) registers provide control for the system clock. The RCC2 register is provided to extend fields that offer additional encodings over the RCC register. When used, the RCC2 register field values are used by the logic over the corresponding field in the RCC register. In particular, RCC2 provides for a larger assortment of clock configuration options.

Figure 6-3 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be individually enabled/disabled. The ADC clock signal is automatically divided down to 16 MHz for proper ADC operation. The PWM clock signal is a synchronous divide of the system clock to provide the PWM circuit with more range (set with PWMDIV in RCC).

Figure 6-3. Main Clock Tree



- a. Control provided by RCC register bit/field.
- b. Control provided by RCC register bit/field or RCC2 register bit/field, if overridden with RCC2 register bit USERCC2.
- c. Control provided by RCC2 register bit/field.
- d. Also may be controlled by DSLPCLKCFG when in deep sleep mode.
- e. The USEFRACT and FRACT bit fields can also be used to influence the system clock for clock frequencies greater than 50 MHz..

Note: The figure above shows all features available on all Stellaris® Tempest-class microcontrollers.

6.1.5.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 16.384 MHz, otherwise, the range of supported crystals is 1 to 16.384 MHz.

The XTAL bit in the **RCC** register (see page 113) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings. Table 27-11 on page 1000 shows the actual PLL frequency and error for a given crystal choice.

6.1.5.3 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software specifies the output divisor to set the system clock frequency and enables the main PLL to drive the output.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation** (**PLLCFG**) register (see page 118). The internal translation provides a translation within \pm 1% of the targeted PLL VCO frequency.

The Crystal Value field (XTAL) in the **Run-Mode Clock Configuration (RCC)** register (see page 113) describes the available crystal choices and default programming of the **PLLCFG** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

The microcontroller powers up with the PIOSC running. To configure the PIOSC to be the clock source for the main PLL, program the OSCRC2 field in the **Run-Mode Clock Configuration 2 (RCC2)** register to be 0x1. If another clock source is desired, the PIOSC can be powered down by setting the IOSCDIS bit in the **RCC** register.

The PIOSC generates a 16 MHz clock with a $\pm 1\%$ accuracy at room temperatures. Across the extended temperature range, the accuracy is $\pm 3\%$. At the factory, the PIOSC is set to 16 MHz at room temperature, however, the frequency can be trimmed for other voltage or temperature conditions using software in one of two ways:

- Default calibration: clear the UTEN bit and set the UPDATE bit in the Precision Internal Oscillator
 Calibration (PIOSCCAL) register.
- User-defined calibration: The user can program the UT value to adjust the PIOSC frequency. As the UT value increases, the generated period increases. To commit a new UT value, first set the UTEN bit, then program the UT field, and then set the UPDATE bit. The adjustment finishes within a few clock periods and is glitch free.

6.1.5.4 USB PLL Frequency Configuration

The USB PLL is disabled by default during power-on reset and is enabled later by software. The USB PLL must be enabled and running for proper USB function. The main oscillator is the only clock reference for the USB PLL. The USB PLL is enabled by clearing the USBPWRDN bit of the RCC2 register. The XTAL bit field (Crystal Value) of the RCC register describes the available crystal choices. The main oscillator must be connected to one of the following crystal values in order to correctly generate the USB clock: 4, 5, 6, 8, 10, 12, or 16 MHz. Only these crystals provide the necessary USB PLL VCO frequency to conform with the USB timing specifications.

6.1.5.5 PLL Modes

Both PLLs have two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 113 and page 121).

6.1.5.6 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 27-10 on page 1000). During the relock time, the affected PLL is not usable as a clock reference.

Either PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). When the XTAL value is greater than 0x0F, the down counter is set to 0x2400 to maintain the required lock time on higher frequency crystal inputs. Hardware is provided to keep the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the microcontroller from the oscillator selected by the RCC/RCC2 register until the main PLL is stable (T_{READY} time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register, and enabling the PLL Lock interrupt.

The USB PLL is not protected during the lock time (T_{READY}), and software should ensure that the USB PLL has locked before using the interface. Software can use many methods to ensure the T_{READY} period has passed, including periodically polling the USBPLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the USB PLL Lock interrupt.

6.1.5.7 Main Oscillator Verification Circuit

The clock control includes circuitry to ensure that the main oscillator is running at the appropriate frequency. The circuit monitors the main oscillator frequency and signals if the frequency is outside of the allowable band of attached crystals.

The detection circuit is enabled using the CVAL bit in the **Main Oscillator Control (MOSCCTL)** register. If this circuit is enabled and detects an error, the following sequence is performed by the hardware:

- 1. The MOSCFAIL bit in the **Reset Cause (RESC)** register is set.
- 2. If the internal oscillator (PIOSC) is disabled, it is enabled.
- 3. The system clock is switched from the main oscillator to the PIOSC.
- 4. An internal power-on reset is initiated that lasts for 32 PIOSC periods.
- Reset is de-asserted and the processor is directed to the NMI handler during the reset sequence.

6.1.6 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the microcontroller is in Run, Sleep, and Deep-Sleep mode, respectively. The **DC1**, **DC2** and **DC4** registers act as a write mask for the **RCGCn**, **SCGCn**, and **DCGCn** registers.

There are three levels of operation for the microcontroller defined as:

- Run Mode. In Run mode, the microcontroller actively executes code. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor and the memory subsystem are not clocked and therefore no longer execute code. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system brings the processor back into Run mode. See the system control NVIC section of the ARM® Cortex™-M3 Technical Reference Manual for more details.

Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

Deep-Sleep Mode. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the microcontroller to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system brings the processor back into Run mode. See the system control NVIC section of the ARM® Cortex™-M3 Technical Reference Manual for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware powers the PLL down and overrides the SYSDIV field of the active **RCC/RCC2** register, to be determined by the DSDIVORIDE setting in the **DSLPCLKCFG** register, up to /16 or /64 respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration. If the PIOSC is used as the PLL reference clock source, it may continue to provide the clock during Deep-Sleep. See page 125.

6.2 Initialization and Configuration

The PLL is configured using direct register writes to the RCC/RCC2 register. If the RCC2 register is being used, the USERCC2 bit must be set and the appropriate RCC2 bit/field is used. The steps required to successfully change the PLL-based system clock are:

1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the RCC register, thereby configuring the microcontroller to run off a "raw" clock source

and allowing for the new PLL configuration to be validated before switching the system clock to the PLL.

- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

6.3 Register Map

Table 6-3 on page 100 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

Additional Flash and ROM registers defined in the System Control register space are described in the "Internal Memory" on page 195.

Table 6-3. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	102
0x004	DID1	RO	-	Device Identification 1	131
0x008	DC0	RO	0x017F.007F	Device Capabilities 0	133
0x010	DC1	RO	-	Device Capabilities 1	134
0x014	DC2	RO	0x570F.5337	Device Capabilities 2	137
0x018	DC3	RO	0xBFFF.B6FF	Device Capabilities 3	140
0x01C	DC4	RO	0x5100.F1FF	Device Capabilities 4	143
0x020	DC5	RO	0x0F30.00FF	Device Capabilities 5	145
0x024	DC6	RO	0x0000.0013	Device Capabilities 6	147
0x028	DC7	RO	0xFFFF.FFFF	Device Capabilities 7	148
0x02C	DC8	RO	0xFFFF.FFFF	Device Capabilities 8 ADC Channels	152
0x030	PBORCTL	R/W	0x0000.7FFD	Brown-Out Reset Control	104
0x040	SRCR0	R/W	0x00000000	Software Reset Control 0	188
0x044	SRCR1	R/W	0x00000000	Software Reset Control 1	190
0x048	SRCR2	R/W	0x00000000	Software Reset Control 2	193

Offset	Name	Туре	Reset	Description	See page
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	105
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	107
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	109
0x05C	RESC	R/W	-	Reset Cause	111
0x060	RCC	R/W	0x078E.3AD1	Run-Mode Clock Configuration	113
0x064	PLLCFG	RO	-	XTAL to PLL Translation	118
0x06C	GPIOHBCTL	R/W	0x0000.0000	GPIO Host-Bus Control	119
0x070	RCC2	R/W	0x0780.6810	Run-Mode Clock Configuration 2	121
0x07C	MOSCCTL	R/W	0x0000.0000	Main Oscillator Control	124
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	158
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	167
0x108	RCGC2	R/W	0x00000000	Run Mode Clock Gating Control Register 2	179
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	161
0x114	SCGC1	R/W	0x00000000	Sleep Mode Clock Gating Control Register 1	171
0x118	SCGC2	R/W	0x00000000	Sleep Mode Clock Gating Control Register 2	182
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	164
0x124	DCGC1	R/W	0x00000000	Deep-Sleep Mode Clock Gating Control Register 1	175
0x128	DCGC2	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 2	185
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	125
0x14C	DSFLASHCFG	R/W	0x0000.0000	Deep Sleep Flash Configuration	127
0x150	PIOSCCAL	R/W	0x0000.0000	Precision Internal Oscillator Calibration	128
0x170	I2SMCLKCFG	R/W	0x0000.0000	I2S MCLK Configuration	129
0x190	DC9	RO	0x00FF.00FF	Device Capabilities 9 ADC Digital Comparators	155
0x1A0	NVMSTAT	RO	0x0000.0001	Non-Volatile Memory Information	157
		1		The state of the s	

6.4 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

Register 1: Device Identification 0 (DID0), offset 0x000

Reset

This register identifies the version of the microcontroller.


Type

Device Identification 0 (DID0)

Name

Base 0x400F.E000 Offset 0x000 Type RO, reset -

Bit/Field



Description

31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30:28	VER	RO	0x1	DID0 Version
				This field defines the $\textbf{DID0}$ register format version. The version number is numeric. The value of the VER field is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 Second version of the DID0 register format.
27:24	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:16	CLASS	RO	0x04	Device Class

The CLASS field value identifies the internal design from which all mask sets are generated for all microcontrollers in a particular product line. The CLASS field value is changed for new product lines, for changes in fab process (for example, a remap or shrink), or any case where the MAJOR or MINOR fields require differentiation from prior microcontrollers. The value of the CLASS field is encoded as follows (all other encodings are reserved):

Value Description

0x04 Stellaris® Tempest-class microcontrollers

Bit/Field	Name	Туре	Reset	Description
15:8	MAJOR	RO	-	Major Revision
				This field specifies the major revision number of the microcontroller. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows:
				Value Description
				0x0 Revision A (initial device)
				0x1 Revision B (first base layer revision)
				0x2 Revision C (second base layer revision)
				and so on.
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the microcontroller. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.
				and so on.


Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Brown-Out Reset Control (PBORCTL)

Base 0x400F.E000

Offset 0x030 Type R/W, reset 0x0000.7FFD



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORIOR	R/W	0	BOR Interrupt or Reset
				Value Description
				O A Brown Out Event causes an interrupt to be generated to the interrupt controller.
				1 A Brown Out Event causes a reset of the microcontroller.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 3: Raw Interrupt Status (RIS), offset 0x050

This register indicates the status for system control raw interrupts. An interrupt is sent to the interrupt controller if the corresponding bit in the Interrupt Mask Control (IMC) register is set. Writing a 1 to the corresponding bit in the Masked Interrupt Status and Clear (MISC) register clears an interrupt status bit.

Raw Interrupt Status (RIS)

Base 0x400F.E000

Offset 0x050 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:9	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MOSCPUPRIS	RO	0	MOSC Power Up Raw Interrupt Status
				Value Description
				Sufficient time has passed for the MOSC to reach the expected frequency. The value for this power-up time is indicated by T _{MOSC_SETTLE} .
				0 Sufficient time has not passed for the MOSC to reach the expected frequency.
				This bit is cleared by writing a 1 to the MOSCPUPMIS bit in the MISC register.
7	USBPLLLRIS	RO	0	USB PLL Lock Raw Interrupt Status
				Value Description
				1 The USB PLL timer has reached T _{READY} indicating that sufficient time has passed for the USB PLL to lock.
				0 The USB PLL timer has not reached T _{READY} .

This bit is cleared by writing a 1 to the USBPLLLMIS bit in the MISC register.

6 **PLLLRIS** RO 0 PLL Lock Raw Interrupt Status

Value Description

- The PLL timer has reached $T_{\mbox{\scriptsize READY}}$ indicating that sufficient time has passed for the PLL to lock.
- The PLL timer has not reached T_{READY}.

This bit is cleared by writing a 1 to the PLLLMIS bit in the MISC register.

Bit/Field	Name	Туре	Reset	Description
5:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORRIS	RO	0	Brown-Out Reset Raw Interrupt Status
				Value Description 1 A brown-out condition is currently active. 0 A brown-out condition is not currently active. Note the BORIOR bit in the PBORCTL register must be cleared to cause an interrupt due to a Brown Out Event. This bit is cleared by writing a 1 to the BORMIS bit in the MISC register.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 4: Interrupt Mask Control (IMC), offset 0x054

This register contains the mask bits for system control raw interrupts. A raw interrupt, indicated by a bit being set in the **Raw Interrupt Status (RIS)** register, is sent to the interrupt controller if the corresponding bit in this register is set.

Interrupt Mask Control (IMC)

Base 0x400F.E000 Offset 0x054

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:9	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MOSCPUPIM	R/W	0	MOSC Power Up Interrupt Mask

This bit controls the reporting of the MOSC power up interrupt status to the interrupt controller.

Value Description

- An interrupt is sent to the interrupt controller when the MOSCPUPRIS bit in the RIS register is set.
- The MOSCPUPRIS interrupt is suppressed and not sent to the interrupt controller.

7 USBPLLLIM R/W 0 USB PLL Lock Interrupt Mask

This bit controls the reporting of the USB PLL Lock interrupt status to the interrupt controller.

Value Description

- 1 An interrupt is sent to the interrupt controller when the USBPLLLRIS bit in the RIS register is set.
- 0 The ${\tt USBPLLLRIS}$ interrupt is suppressed and not sent to the interrupt controller.

Bit/Field	Name	Туре	Reset	Description
6	PLLLIM	R/W	0	PLL Lock Interrupt Mask
				This bit controls the reporting of the PLL Lock interrupt status to the interrupt controller.
				Value Description
				1 An interrupt is sent to the interrupt controller when the PLLLRIS bit in the RIS register is set.
				0 The PLLLRIS interrupt is suppressed and not sent to the interrupt controller.
5:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORIM	R/W	0	Brown-Out Reset Interrupt Mask
				This bit controls the reporting of the Brown-Out Reset interrupt status to the interrupt controller.
				Value Description
				1 An interrupt is sent to the interrupt controller when the BORRIS bit in the RIS register is set.
				O The BORRIS interrupt is suppressed and not sent to the interrupt controller.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 5: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt in the **Raw Interrupt Status (RIS)** register. All of the bits are R/W1C, thus writing a 1 to a bit clears the corresponding raw interrupt bit in the **RIS** register (see page 105).

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000 Offset 0x058

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:9	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	MOSCPUPMIS	R/W1C	0	MOSC Power Up Masked Interrupt Status

Value Description

When read, a 1 indicates that an unmasked interrupt was signaled because sufficient time has passed for the MOSC PLL to lock

Writing a 1 to this bit clears it and also the ${\tt MOSCPUPRIS}$ bit in the RIS register.

0 When read, a 0 indicates that sufficient time has not passed for the MOSC PLL to lock.

A write of 0 has no effect on the state of this bit.

	7	USBPLLLMIS	R/W1C	0	USB PLL Lock Masked Interrupt Status
--	---	------------	-------	---	--------------------------------------

Value Description

1 When read, a 1 indicates that an unmasked interrupt was signaled because sufficient time has passed for the USB PLL to lock.

Writing a 1 to this bit clears it and also the ${\tt USBPLLLRIS}$ bit in the RIS register.

When read, a 0 indicates that sufficient time has not passed for the USB PLL to lock.

A write of 0 has no effect on the state of this bit.

Bit/Field	Name	Туре	Reset	Description
6	PLLLMIS	R/W1C	0	PLL Lock Masked Interrupt Status
				Value Description
				1 When read, a 1 indicates that an unmasked interrupt was signaled because sufficient time has passed for the PLL to lock.
				Writing a 1 to this bit clears it and also the PLLLRIS bit in the RIS register.
				When read, a 0 indicates that sufficient time has not passed for the PLL to lock.
				A write of 0 has no effect on the state of this bit.
5:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	BORMIS	R/W1C	0	BOR Masked Interrupt Status
				Value Description
				When read, a 1 indicates that an unmasked interrupt was signaled because of a brown-out condition.
				Writing a 1 to this bit clears it and also the BORRIS bit in the RIS register.
				0 When read, a 0 indicates that a brown-out condition has not occurred.
				A write of 0 has no effect on the state of this bit.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 6: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an power-on reset is the cause, in which case, all bits other than POR in the **RESC** register are cleared.

Reset Cause (RESC)


Base 0x400F.E000 Offset 0x05C Type R/W, reset -

Bit/Field

Name

Type

Reset



31:17	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	MOSCFAIL	R/W	_	MOSC Failure Reset

Description

Value Description

- When read, this bit indicates that the MOSC circuit was enabled for clock validation and failed, generating a reset event.
- 0 When read, this bit indicates that a MOSC failure has not generated a reset since the previous power-on reset.

Writing a 0 to this bit clears it.

15:5	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	WDT1	R/W	_	Watchdog Timer 1 Reset

Value Description

- 1 When read, this bit indicates that Watchdog Timer 1 timed out and generated a reset.
- 0 When read, this bit indicates that Watchdog Timer 1 has not generated a reset since the previous power-on reset.

Writing a 0 to this bit clears it.

Bit/Field	Name	Туре	Reset	Description
4	SW	R/W	-	Software Reset
				Value Description
				When read, this bit indicates that a software reset has caused a reset event.
				When read, this bit indicates that a software reset has not generated a reset since the previous power-on reset.
				Writing a 0 to this bit clears it.
3	WDT0	R/W	-	Watchdog Timer 0 Reset
				Value Description
				When read, this bit indicates that Watchdog Timer 0 timed out and generated a reset.
				When read, this bit indicates that Watchdog Timer 0 has not generated a reset since the previous power-on reset.
				Writing a 0 to this bit clears it.
2	BOR	R/W	-	Brown-Out Reset
				Value Description
				When read, this bit indicates that a brown-out reset has caused a reset event.
				When read, this bit indicates that a brown-out reset has not generated a reset since the previous power-on reset.
				Writing a 0 to this bit clears it.
1	POR	R/W	-	Power-On Reset
				Value Description
				 When read, this bit indicates that a power-on reset has caused a reset event.
				When read, this bit indicates that a power-on reset has not generated a reset.
				Writing a 0 to this bit clears it.
0	EXT	R/W	-	External Reset
				Value Description
				1 When read, this bit indicates that an external reset (RST assertion) has caused a reset event.
				When read, this bit indicates that an external reset (RST assertion) has not caused a reset event since the previous power-on reset.
				Writing a 0 to this bit clears it.


Register 7: Run-Mode Clock Configuration (RCC), offset 0x060

The bits in this register configure the system clock and oscillators.

Run-Mode Clock Configuration (RCC)

Base 0x400F.E000 Offset 0x060

Type R/W, reset 0x078E.3AD1



Bit/Field	Name	Туре	Reset	Description
31:28	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
27	ACG	R/W	0	Auto Clock Gating

This bit specifies whether the system uses the Sleep-Mode Clock Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the microcontroller enters a Sleep or Deep-Sleep mode (respectively).

Value Description

- 1 The SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the microcontroller is in a sleep mode. The SCGCn and DCGCn registers allows unused peripherals to consume less power when the microcontroller is in a sleep mode.
- The Run-Mode Clock Gating Control (RCGCn) registers are used when the microcontroller enters a sleep mode.

The **RCGCn** registers are always used to control the clocks in Run mode.

Bit/Field	Name	Туре	Reset	Description	
26:23	SYSDIV	R/W	0xF	System Clock Divisor	
					sed to generate the system clock from the
				Although the PLL VCO freque the divisor is applied.	ency is 400 MHz, it is predivided by 2 before
				Value Divisor (BYPASS=1)	Frequency (BYPASS=0)
				0x0 reserved	reserved
				0x1 /2	100 MHz
					reserved
				0x2 /3	80 MHz
				0x3 /4	50 MHz
				0x4 /5	40 MHz
				0x5 /6	33.33 MHz
				0x6 /7	28.57 MHz
				0x7 /8	25 MHz
				0x8 /9	22.22 MHz
				0x9 /10	20 MHz
				0xA /11	18.18 MHz
				0xB /12	16.67 MHz
				0xC /13	15.38 MHz
				0xD /14	14.29 MHz
				0xE /15	13.33 MHz
				0xF /16	12.5 MHz (default)
					than MINSYSDIV (see page 134), and the MINSYSDIV value is used as the divisor.
				If the PLL is not being used, MINSYSDIV.	, the SYSDIV value can be less than
22	USESYSDIV	R/W	0	Enable System Clock Divide	er
				Value Description	
				•	rider is the source for the system clock. The
				system clock divider selected as the sour	is forced to be used when the PLL is
				0 The system clock is	used undivided.
21	reserved	RO	0		the value of a reserved bit. To provide ducts, the value of a reserved bit should be odify-write operation.
20	USEPWMDIV	R/W	0	Enable PWM Clock Divisor	
				Value Description	
					der is the source for the PWM clock.
				0 The system clock is	the source for the PWM clock.

Bit/Field	Name	Туре	Reset	Description
19:17	PWMDIV	R/W	0x7	PWM Unit Clock Divisor
				This field specifies the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. The rising edge of this clock is synchronous with the system clock.
				Value Divisor
				0x0 /2
				0x1 /4
				0x2 /8
				0x3 /16
				0x4 /32
				0x5 /64
				0x6 /64
				0x7 /64 (default)
16:14	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PWRDN	R/W	1	PLL Power Down
				Value Description
				1 The PLL is powered down. Care must be taken to ensure that another clock source is functioning and that the BYPASS bit is set before setting this bit.
				0 The PLL is operating normally.
12	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	BYPASS	R/W	1	PLL Bypass
				Value Description
				1 The system clock is derived from the OSC source.
				The system clock is the PLL output clock divided by the system

The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source to operate properly. While the ADC works in a 14-18 MHz range, to maintain a 1 $\mbox{\rm M}$ sample/second rate, the ADC must be provided a 16-MHz

clock source.

divider.

Note:

Bit/Field	Name	Type	Reset	Description
10:6	XTAI	R/W	0x0B	Crystal Value

This field specifies the crystal value attached to the main oscillator. The encoding for this field is provided below. Depending on the crystal used, the PLL frequency may not be exactly 400 MHz. See Table 27-11 on page 1000 for more information.

Frequencies that may be used with the USB interface are indicated in the table. To function within the clocking requirements of the USB specification, a crystal of 4, 5, 6, 8, 10, 12, or 16 MHz must be used.

Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL
0x00	1.000	reserved
0x01	1.8432	reserved
0x02	2.000	reserved
0x03	2.4576	reserved
0x04	3.5795	645 MHz
0x05	3.686	64 MHz
0x06	4 MHz	z (USB)
0x07	4.09	6 MHz
80x0	4.915	52 MHz
0x09	5 MHz	z (USB)
0x0A	5.12	2 MHz
0x0B	6 MHz (rese	t value)(USB)
0x0C	6.14	4 MHz
0x0D	7.372	28 MHz
0x0E	8 MHz	z (USB)
0x0F	8.19	2 MHz
0x10	10.0 MI	Hz (USB)
0x11	12.0 MI	Hz (USB)
0x12	12.28	88 MHz
0x13	13.5	6 MHz
0x14	14.318	318 MHz
0x15	16.0 MI	Hz (USB)
0x16	16.38	34 MHz

Bit/Field	Name	Туре	Reset	Description
5:4	OSCSRC	R/W	0x1	Oscillator Source
				Selects the input source for the OSC. The values are:
				Value Input Source
				0x0 MOSC
				Main oscillator
				0x1 PIOSC
				Precision internal oscillator
				(default)
				0x2 PIOSC/4
				Precision internal oscillator / 4
				0x3 30 kHz
				30-kHz internal oscillator
				For additional oscillator sources, see the RCC2 register.
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	IOSCDIS	R/W	0	Precision Internal Oscillator Disable
				Value Description
				1 The precision internal oscillator (PIOSC) is disabled.
				0 The precision internal oscillator is enabled.
0	MOSCDIS	R/W	1	Main Oscillator Disable
				Value Description
				1 The main oscillator is disabled (default).
				0 The main oscillator is enabled.

Register 8: XTAL to PLL Translation (PLLCFG), offset 0x064


This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 113).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq * F / (R + 1)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000 Offset 0x064 Type RO, reset -



Bit/Field	Name	Type	Reset	Description
31:14	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13:5	F	RO	-	PLL F Value This field specifies the value supplied to the PLL's F input.
4:0	R	RO	-	PLL R Value

This field specifies the value supplied to the PLL's R input.


Register 9: GPIO Host-Bus Control (GPIOHBCTL), offset 0x06C

This register controls which internal bus is used to access each GPIO port. When a bit is clear, the corresponding GPIO port is accessed across the legacy Advanced Peripheral Bus (APB) bus and through the APB memory aperture. When a bit is set, the corresponding port is accessed across the Advanced Host Bus (AHB) bus and through the AHB memory aperture. Each GPIO port can be individually configured to use AHB or APB, but may be accessed only through one aperture. The AHB bus provides better back-to-back access performance than the APB bus. The address aperture in the memory map changes for the ports that are enabled for AHB access (see Table 9-5 on page 299).

GPIO Host-Bus Control (GPIOHBCTL)

Base 0x400F.E000 Offset 0x06C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:9	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	PORTJ	R/W	0	Port J Advanced Host Bus
				This bit defines the memory aperture for Port J.
				Value Description
				1 Advanced Host Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
7	PORTH	R/W	0	Port H Advanced Host Bus
				This bit defines the memory aperture for Port H.
				Value Description
				1 Advanced Host Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
6	PORTG	R/W	0	Port G Advanced Host Bus
				This bit defines the memory aperture for Port G.

1

Value Description

Advanced Host Bus (AHB)

Advanced Peripheral Bus (APB). This bus is the legacy bus.

Bit/Field	Name	Туре	Reset	Description
5	PORTF	R/W	0	Port F Advanced Host Bus
				This bit defines the memory aperture for Port F.
				Value Description 1 Advanced Host Bus (AHB) 0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
4	PORTE	R/W	0	Port E Advanced Host Bus
				This bit defines the memory aperture for Port E.
				Value Description 1 Advanced Host Bus (AHB) 0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
3	PORTD	R/W	0	Port D Advanced Host Bus
				This bit defines the memory aperture for Port D.
				Value Description 1 Advanced Host Bus (AHB) 0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
2	PORTC	R/W	0	Port C Advanced Host Bus
				This bit defines the memory aperture for Port C.
				Value Description
				1 Advanced Host Bus (AHB)
				Advanced Peripheral Bus (APB). This bus is the legacy bus.
1	PORTB	R/W	0	Port B Advanced Host Bus
				This bit defines the memory aperture for Port B.
				Value Description
				1 Advanced Host Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.
0	PORTA	R/W	0	Port A Advanced Host Bus
				This bit defines the memory aperture for Port A.
				Value Description
				1 Advanced Host Bus (AHB)
				0 Advanced Peripheral Bus (APB). This bus is the legacy bus.

Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the **RCC** equivalent register fields when the USERCC2 bit is set, allowing the extended capabilities of the **RCC2** register to be used while also providing a means to be backward-compatible to previous parts. The fields within the **RCC2** register occupy the same bit positions as they do within the **RCC** register as LSB-justified.

The SYSDIV2 field is 2 bits wider than the SYSDIV field in the RCC register so that additional larger divisors are possible, allowing a lower system clock frequency for improved Deep Sleep power consumption. An additional bit, FRACT, has been added as an available LSB for SYSDIV2 to provide additional frequency choices. FRACT can be modified when USEFRACT is set. The following table provides some examples of frequency choices using the SYSDIV2, USEFRACT and FRACT bits. The PLL VCO frequency is 400 MHz.


Table 6-4. Examples of Possible System Clock Frequencies

System Clock	SYSDIV2	USEFRACT	FRACT
20 MHz	0x09	0	don't care
20 MHz	0x09	1	1
25 MHz	0x07	0	don't care
40 MHz	0x04	0	don't care
44.4 MHz	0x04	1	0
50 MHz	0x03	0	don't care
80 MHz	0x02	1	0

Run-Mode Clock Configuration 2 (RCC2)

Base 0x400F.E000 Offset 0x070

Type R/W, reset 0x0780.6810



Bit/Field	Name	Type	Reset	Description
31	USERCC2	R/W	0	Use RCC2

Value Description

- 1 The RCC2 register fields override the RCC register fields.
- The RCC register fields are used, and the fields in RCC2 are ignored.

Bit/Field	Name	Туре	Reset	Description
30	USEFRACT	R/W	0	Use FRACT
				The FRACT bit adds an additional bit as the LSB to the SYSDIV2 field allowing additional frequency choices.
				Value Description
				1 The FRACT bit can be set or cleared by the software.
				0 The FRACT bit is forced to be set.
29	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28:23	SYSDIV2	R/W	0x0F	System Clock Divisor
				Specifies which divisor is used to generate the system clock from the PLL output.
				Although the PLL VCO frequency is 400 MHz, it is predivided by 2 before the divisor is applied.
				This field is wider than the RCC register SYSDIV field in order to provide additional divisor values. These additional values permit the system clock to be run at much lower frequencies during Deep Sleep mode. For example, where the RCC register SYSDIV encoding of 1111 provides /16, the RCC2 register SYSDIV2 encoding of 111111 provides /64.
22	FRACT	R/W	0	Fractional Divider
				The FRACT bit adds an additional bit as the LSB to the SYSDIV2 field allowing additional frequency choices.
				This bit can only be set or cleared when USEFRACT is set.
21:15	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	USBPWRDN	R/W	1	Power-Down USB PLL
				Value Description
				1 The USB PLL is powered down.
				0 The USB PLL operates normally.
13	PWRDN2	R/W	1	Power-Down PLL
				Value Description
				1 The PLL is powered down.
				0 The PLL operates normally.
12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
11	BYPASS2	R/W	1	PLL Bypass
				Value Description
				1 The system clock is derived from the OSC source.
				0 The system clock is the PLL output clock divided by the system divider.
				Note: The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source to operate properly. While the ADC works in a 14-18 MHz range, to maintain a 1 M sample/second rate, the ADC must be provided a 16-MHz clock source.
10:7	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:4	OSCSRC2	R/W	0x1	Oscillator Source
				Selects the input source for the OSC. The values are:
				Value Description
				0x0 MOSC
				Main oscillator
				0x1 PIOSC
				Precision internal oscillator
				0x2 PIOSC/4
				Precision internal oscillator / 4
				0x3 30 kHz
				30-kHz internal oscillator
				0x4-0x7 Reserved
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 11: Main Oscillator Control (MOSCCTL), offset 0x07C

This register provides the ability to enable the MOSC clock verification circuit. When enabled, this circuit monitors the frequency of the MOSC to verify that the oscillator is operating within specified limits. If the clock goes invalid after being enabled, the microcontroller issues a power-on reset and reboots to the NMI handler.

Main Oscillator Control (MOSCCTL)

Base 0x400F.E000

Offset 0x07C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	CVAL	R/W	0	Clock Validation for MOSC

Value Description

- 1 The MOSC monitor circuit is enabled.
- 0 The MOSC monitor circuit is disabled.

Register 12: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.

Deep Sleep Clock Configuration (DSLPCLKCFG)

Name


Type

Reset

Base 0x400F.E000 Offset 0x144

Bit/Field

Type R/W, reset 0x0780.0000



		• •		
31:29	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28:23	DSDIVORIDE	R/W	0x0F	Divider Field Override

Description

If Deep-Sleep mode is enabled when the PLL is running, the PLL is disabled. This 6-bit field contains a system divider field that overrides the SYSDIV field in the RCC register or the SYSDIV2 field in the RCC2 register during Deep Sleep. This divider is applied to the source selected

by the DSOSCSRC field.

Value	Description
0x0	reserved
0x1	/2
0x2	/3
0x3	/4
0x4	/5
0x5	/6
0x6	/7
0x7	/8
0x8	/9
0x9	/10
0xA	/11
0xB	/12
0xC	/13
0xD	/14
0xE	/15
0xF	/16

22:7 reserved RO 0x000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
6:4	DSOSCSRC	R/W	0x0	Clock Source
				Specifies the clock source during Deep-Sleep mode.
				Value Description
				0x0 MOSC
				Use the main oscillator as the source.
				Note: If the PIOSC is being used as the clock reference for the PLL, the PIOSC is the clock source instead of MOSC in Deep-Sleep mode.
				0x1 PIOSC
				Use the precision internal 16-MHz oscillator as the source.
				0x2 Reserved
				0x3 30 kHz
				Use the 30-kHz internal oscillator as the source.
				0x4-0x7 Reserved
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 13: Deep Sleep Flash Configuration (DSFLASHCFG), offset 0x14C

This register allows the user to force the shutdown of the Flash subsystem during all Deep-Sleep periods. For deep-sleep periods that do not require a MOSC startup time or a PLL lock time, the microcontroller has a lockout period of 30-120 μ s for the Flash to start up after the event to exit deep sleep has occurred.

Deep Sleep Flash Configuration (DSFLASHCFG)

Base 0x400F.E000

Offset 0x14C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	SHDWN	R/W	0	Flash Shutdown

Value Description

- 1 The Flash subsystem is shutdown during all deep-sleep operations.
- The Flash subsystem is powered up during deep-sleep operations

Register 14: Precision Internal Oscillator Calibration (PIOSCCAL), offset 0x150

This register provides the ability to update or recalibrate the precision internal oscillator.

Precision Internal Oscillator Calibration (PIOSCCAL)

Base 0x400F.E000

Offset 0x150 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	UTEN							1	reserved							
Туре	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				reserved				UPDATE	reserved				UT			
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	R/W						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
Dit/i leiu	Name	Type	Neset	Description
31	UTEN	R/W	0	Use User Trim Value
				Value Description
				1 The trim value in bits[6:0] of this register are used for any update trim operation.
				0 The factory calibration value is used for an update trim operation.
30:9	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	UPDATE	R/W	0	Update Trim
				Value Description
				1 Updates the PIOSC trim value with the UT bit or the DT bit in the PIOSCSTAT register. Used with UTEN.
				0 No action.
				This bit is auto-cleared after the update.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	UT	R/W	0x0	User Trim Value
				User trim value that can be loaded into the PIOSC.

Refer to "Main PLL Frequency Configuration" on page 97 for more information on calibrating the PIOSC.


Register 15: I²S MCLK Configuration (I2SMCLKCFG), offset 0x170

This register configures the receive and transmit fractional clock dividers for the for the I^2S master transmit and receive clocks (I2S0TXMCLK and I2S0RXMCLK). Varying the integer and fractional inputs for the clocks allows greater accuracy in hitting the target I^2S clock frequencies. Refer to "Clock Control" on page 649 for combinations of the TXI and TXF bits and the RXI and RXF bits that provide MCLK frequencies within acceptable error limits.

I2S MCLK Configuration (I2SMCLKCFG)

Base 0x400F.E000 Offset 0x170

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31	RXEN	R/W	0	RX Clock Enable

Value Description

- 1 The I²S receive clock generator is enabled.
- 0 The I²S receive clock generator is disabled.

If the RXSLV bit in the I²S Module Configuration (I2SCFG) register is set, then the I2S0RXMCLK must be externally generated.

30:28	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
27:20	RXI	R/W	0x0	RX Clock Integer Input
				This field contains the integer input for the receive clock generator.
19:16	RXF	R/W	0x0	RX Clock Fractional Input
				This field contains the fractional input for the receive clock generator.
15	TXEN	R/W	0	TX Clock Enable

Value Description

- 1 The I²S transmit clock generator is enabled.
- The I²S transmit clock generator is disabled.

If the <code>TXSLV</code> bit in the I²S Module Configuration (I2SCFG) register is set, then the <code>I2SOTXMCLK</code> must be externally generated.

Bit/Field	Name	Type	Reset	Description
14:12	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:4	TXI	R/W	0x00	TX Clock Integer Input
				This field contains the integer input for the transmit clock generator.
3:0	TXF	R/W	0x0	TX Clock Fractional Input
				This field contains the fractional input for the transmit clock generator.

Register 16: Device Identification 1 (DID1), offset 0x004

Reset

This register identifies the device family, part number, temperature range, and package type.


Device Identification 1 (DID1)

Name

Type

Base 0x400F.E000 Offset 0x004 Type RO, reset -

Bit/Field



Description

2.01.10.0		. , p o	. 10001	2000.1000.1
31:28	VER	RO	0x1	DID1 Version
				This field defines the DID1 register format version. The version number is numeric. The value of the VER field is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 Second version of the DID1 register format.
27:24	FAM	RO	0x0	Family
				This field provides the family identification of the device within the Luminary Micro product portfolio. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Stellaris family of microcontollers, that is, all devices with external part numbers starting with LM3S.
23:16	PARTNO	RO	0x6E	Part Number
				This field provides the part number of the device within the family. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x6E LM3S9B95
15:13	PINCOUNT	RO	0x2	Package Pin Count
				This field specifies the number of pins on the device package. The value is encoded as follows (all other encodings are reserved):

Value Description

100-pin package

Bit/Field	Name	Туре	Reset	Description
12:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	TEMP	RO	-	Temperature Range
				This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Commercial temperature range (0°C to 70°C)
				0x1 Industrial temperature range (-40°C to 85°C)
				0x2 Extended temperature range (-40°C to 105°C)
4:3	PKG	RO	-	Package Type
				This field specifies the package type. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 SOIC package
				0x1 LQFP package
				0x2 BGA package
2	ROHS	RO	1	RoHS-Compliance
				This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status
				This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Engineering Sample (unqualified)
				0x1 Pilot Production (unqualified)
				0x2 Fully Qualified


Register 17: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Device Capabilities 0 (DC0)

Base 0x400F.E000 Offset 0x008

Type RO, reset 0x017F.007F



Bit/Field	Name	Type	Reset	Description
31:16	SRAMSZ	RO	0x017F	SRAM Size Indicates the size of the on-chip SRAM memory. Value Description
				0x017F 96 KB of SRAM
15:0	FLASHSZ	RO	0x007F	Flash Size

Indicates the size of the on-chip flash memory.


Value Description 0x007F 256 KB of Flash

Register 18: Device Capabilities 1 (DC1), offset 0x010

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 1 (DC1)

Base 0x400F.E000 Offset 0x010 Type RO, reset -



Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	RO	1	Watchdog Timer1 Present
				When set, indicates that watchdog timer 1 is present.
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	RO	1	CAN Module 1 Present
				When set, indicates that CAN unit 1 is present.
24	CAN0	RO	1	CAN Module 0 Present
				When set, indicates that CAN unit 0 is present.
23:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM	RO	1	PWM Module Present
				When set, indicates that the PWM module is present.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	RO	1	ADC Module 1 Present
				When set, indicates that ADC module 1 is present.
16	ADC0	RO	1	ADC Module 0 Present
				When set, indicates that ADC module 0 is present

Bit/Field	Name	Туре	Reset	Description
15:12	MINSYSDIV	RO	-	System Clock Divider
				Minimum 4-bit divider value for system clock. The reset value is hardware-dependent. See the RCC register for how to change the system clock divisor using the SYSDIV bit.
				Value Description
				0x1 Divide VCO (400MHZ) by 5 minimum
				0x2 Divide VCO (400MHZ) by 2*2 + 2 = 6 minimum
				0x3 Specifies a 50-MHz CPU clock with a PLL divider of 4.
				0x7 Specifies a 25-MHz clock with a PLL divider of 8.
				0x9 Specifies a 20-MHz clock with a PLL divider of 10.
11:10	MAXADC1SPD	RO	0x3	Max ADC1 Speed
				This field indicates the maximum rate at which the ADC samples data.
				Value Description
				0x3 1M samples/second
9:8	MAXADC0SPD	RO	0x3	Max ADC0 Speed
				This field indicates the maximum rate at which the ADC samples data.
				Value Description
				0x3 1M samples/second
7	MPU	RO	1	MPU Present
				When set, indicates that the Cortex-M3 Memory Protection Unit (MPU) module is present. See the ARM Cortex-M3 Technical Reference Manual for details on the MPU.
6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	TEMPSNS	RO	1	Temp Sensor Present
				When set, indicates that the on-chip temperature sensor is present.
4	PLL	RO	1	PLL Present
				When set, indicates that the on-chip Phase Locked Loop (PLL) is present.
3	WDT0	RO	1	Watchdog Timer 0 Present
				When set, indicates that watchdog timer 0 is present.
2	SWO	RO	1	SWO Trace Port Present
				When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present
				When set, indicates that the Serial Wire Debugger (SWD) is present.

Bit/Field	Name	Type	Reset	Description
0	JTAG	RO	1	JTAG Present
				When set, indicates that the JTAG debugger interface is present.

Register 19: Device Capabilities 2 (DC2), offset 0x014

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 2 (DC2)

Base 0x400F.E000 Offset 0x014 Type RO, reset 0x570F.5337

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPI0	reserved	12S0	reserved	COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	1	0	1	0	1	1	1	0	0	0	0	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	12C0	rese	rved	QEI1	QEI0	rese	rved	SSI1	SSI0	reserved	UART2	UART1	UART0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	1	0	1	0	0	1	1	0	0	1	1	0	1	1	1

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPI0	RO	1	EPI Module 0 Present
				When set, indicates that EPI module 0 is present.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	1280	RO	1	I2S Module 0 Present
				When set, indicates that I2S module 0 is present.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26	COMP2	RO	1	Analog Comparator 2 Present
				When set, indicates that analog comparator 2 is present.
25	COMP1	RO	1	Analog Comparator 1 Present
				When set, indicates that analog comparator 1 is present.
24	COMP0	RO	1	Analog Comparator 0 Present
				When set, indicates that analog comparator 0 is present.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	RO	1	Timer Module 3 Present
				When set, indicates that General-Purpose Timer module 3 is present.

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	RO	1	Timer Module 2 Present
				When set, indicates that General-Purpose Timer module 2 is present.
17	TIMER1	RO	1	Timer Module 1 Present
				When set, indicates that General-Purpose Timer module 1 is present.
16	TIMER0	RO	1	Timer Module 0 Present
				When set, indicates that General-Purpose Timer module 0 is present.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	RO	1	I2C Module 1 Present
				When set, indicates that I2C module 1 is present.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	RO	1	I2C Module 0 Present
				When set, indicates that I2C module 0 is present.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	RO	1	QEI Module 1 Present
				When set, indicates that QEI module 1 is present.
8	QEI0	RO	1	QEI Module 0 Present
				When set, indicates that QEI module 0 is present.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	RO	1	SSI Module 1 Present
				When set, indicates that SSI module 1 is present.
4	SSI0	RO	1	SSI Module 0 Present
				When set, indicates that SSI module 0 is present.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	RO	1	UART Module 2 Present
				When set, indicates that UART module 2 is present.
1	UART1	RO	1	UART Module 1 Present
				When set, indicates that UART module 1 is present.

Bit/Field	Name	Туре	Reset	Description
0	UART0	RO	1	UART Module 0 Present
				When set, indicates that UART module 0 is present.

Register 20: Device Capabilities 3 (DC3), offset 0x018

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 3 (DC3)

Base 0x400F.E000 Offset 0x018 Type RO, reset 0xBFFF.B6FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	32KHZ	reserved	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	ADC0AIN7	ADC0AIN6	ADC0AIN5	ADC0AIN4	ADC0AIN3	ADC0AIN2	ADC0AIN1	ADC0AIN0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PWMFAULT	reserved	C2PLUS	C2MINUS	reserved	C1PLUS	C1MINUS	reserved	C0PLUS	C0MINUS	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	0	1	1	0	1	1	0	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	Description
31	32KHZ	RO	1	32KHz Input Clock Available
				When set, indicates an even CCP pin is present and can be used as a 32-KHz input clock.
30	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
29	CCP5	RO	1	CCP5 Pin Present
				When set, indicates that Capture/Compare/PWM pin 5 is present.
28	CCP4	RO	1	CCP4 Pin Present
				When set, indicates that Capture/Compare/PWM pin 4 is present.
27	CCP3	RO	1	CCP3 Pin Present
				When set, indicates that Capture/Compare/PWM pin 3 is present.
26	CCP2	RO	1	CCP2 Pin Present
				When set, indicates that Capture/Compare/PWM pin 2 is present.
25	CCP1	RO	1	CCP1 Pin Present
				When set, indicates that Capture/Compare/PWM pin 1 is present.
24	CCP0	RO	1	CCP0 Pin Present
				When set, indicates that Capture/Compare/PWM pin 0 is present.
23	ADC0AIN7	RO	1	ADC Module 0 AIN7 Pin Present
				When set, indicates that ADC module 0 input pin 7 is present.
22	ADC0AIN6	RO	1	ADC Module 0 AIN6 Pin Present
				When set, indicates that ADC module 0 input pin 6 is present.

Bit/Field	Name	Туре	Reset	Description
21	ADC0AIN5	RO	1	ADC Module 0 AIN5 Pin Present When set, indicates that ADC module 0 input pin 5 is present.
20	ADC0AIN4	RO	1	ADC Module 0 AIN4 Pin Present When set, indicates that ADC module 0 input pin 4 is present.
19	ADC0AIN3	RO	1	ADC Module 0 AIN3 Pin Present When set, indicates that ADC module 0 input pin 3 is present.
18	ADC0AIN2	RO	1	ADC Module 0 AIN2 Pin Present When set, indicates that ADC module 0 input pin 2 is present.
17	ADC0AIN1	RO	1	ADC Module 0 AIN1 Pin Present When set, indicates that ADC module 0 input pin 1 is present.
16	ADC0AIN0	RO	1	ADC Module 0 AIN0 Pin Present When set, indicates that ADC module 0 input pin 0 is present.
15	PWMFAULT	RO	1	PWM Fault Pin Present When set, indicates that a PWM Fault pin is present. See DC5 for
14	reserved	RO	0	specific Fault pins on this device. Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	C2PLUS	RO	1	C2+ Pin Present
12	C2MINUS	RO	1	When set, indicates that the analog comparator 2 (+) input pin is present. C2- Pin Present When set, indicates that the analog comparator 2 (-) input pin is present.
11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	C1PLUS	RO	1	C1+ Pin Present When set, indicates that the analog comparator 1 (+) input pin is present.
9	C1MINUS	RO	1	C1- Pin Present When set, indicates that the analog comparator 1 (-) input pin is present.
8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	COPLUS	RO	1	C0+ Pin Present When set, indicates that the analog comparator 0 (+) input pin is present.
6	COMINUS	RO	1	C0- Pin Present When set, indicates that the analog comparator 0 (-) input pin is present.

Bit/Field	Name	Type	Reset	Description
5	PWM5	RO	1	PWM5 Pin Present
				When set, indicates that the PWM pin 5 is present.
4	PWM4	RO	1	PWM4 Pin Present
				When set, indicates that the PWM pin 4 is present.
3	PWM3	RO	1	PWM3 Pin Present
				When set, indicates that the PWM pin 3 is present.
2	PWM2	RO	1	PWM2 Pin Present
				When set, indicates that the PWM pin 2 is present.
1	PWM1	RO	1	PWM1 Pin Present
				When set, indicates that the PWM pin 1 is present.
0	PWM0	RO	1	PWM0 Pin Present
				When set, indicates that the PWM pin 0 is present.

Register 21: Device Capabilities 4 (DC4), offset 0x01C

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 4 (DC4)

Base 0x400F.E000 Offset 0x01C Type RO, reset 0x5100.F1FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0		reserved		E1588				rese	rved			
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	1	0	1	0	0	0	1	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CCP7	CCP6	UDMA	ROM		reserved		GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	0	0	0	1	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPHY0	RO	1	Ethernet PHY Layer 0 Present
				When set, indicates that Ethernet PHY layer 0 is present.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	EMAC0	RO	1	Ethernet MAC Layer 0 Present
				When set, indicates that Ethernet MAC layer 0 is present.
27:25	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
24	E1588	RO	1	1588 Capable
				When set, indicates that that Ethernet MAC layer 0 is 1588 capable.
23:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	CCP7	RO	1	CCP7 Pin Present
				When set, indicates that Capture/Compare/PWM pin 7 is present.
14	CCP6	RO	1	CCP6 Pin Present
				When set, indicates that Capture/Compare/PWM pin 6 is present.
13	UDMA	RO	1	Micro-DMA Module Present
				When set, indicates that the micro-DMA module present.

Bit/Field	Name	Туре	Reset	Description
12	ROM	RO	1	Internal Code ROM Present
				When set, indicates that internal code ROM is present.
11:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	RO	1	GPIO Port J Present
				When set, indicates that GPIO Port J is present.
7	GPIOH	RO	1	GPIO Port H Present
				When set, indicates that GPIO Port H is present.
6	GPIOG	RO	1	GPIO Port G Present
				When set, indicates that GPIO Port G is present.
5	GPIOF	RO	1	GPIO Port F Present
				When set, indicates that GPIO Port F is present.
4	GPIOE	RO	1	GPIO Port E Present
				When set, indicates that GPIO Port E is present.
3	GPIOD	RO	1	GPIO Port D Present
				When set, indicates that GPIO Port D is present.
2	GPIOC	RO	1	GPIO Port C Present
				When set, indicates that GPIO Port C is present.
1	GPIOB	RO	1	GPIO Port B Present
				When set, indicates that GPIO Port B is present.
0	GPIOA	RO	1	GPIO Port A Present
				When set, indicates that GPIO Port A is present.


Register 22: Device Capabilities 5 (DC5), offset 0x020

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 5 (DC5)

Base 0x400F.E000

Offset 0x020 Type RO, reset 0x0F30.00FF



Bit/Field	Name	Type	Reset	Description
31:28	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
27	PWMFAULT3	RO	1	PWM Fault 3 Pin Present When set, indicates that the PWM Fault 3 pin is present.
26	PWMFAULT2	RO	1	PWM Fault 2 Pin Present When set, indicates that the PWM Fault 2 pin is present.
25	PWMFAULT1	RO	1	PWM Fault 1 Pin Present When set, indicates that the PWM Fault 1 pin is present.
24	PWMFAULT0	RO	1	PWM Fault 0 Pin Present When set, indicates that the PWM Fault 0 pin is present.
23:22	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
21	PWMEFLT	RO	1	PWM Extended Fault Active When set, indicates that the PWM Extended Fault feature is active.
20	PWMESYNC	RO	1	PWM Extended SYNC Active When set, indicates that the PWM Extended SYNC feature is active.
19:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	PWM7	RO	1	PWM7 Pin Present When set, indicates that the PWM pin 7 is present.

Bit/Field	Name	Туре	Reset	Description
6	PWM6	RO	1	PWM6 Pin Present
				When set, indicates that the PWM pin 6 is present.
5	PWM5	RO	1	PWM5 Pin Present
				When set, indicates that the PWM pin 5 is present.
4	PWM4	RO	1	PWM4 Pin Present
				When set, indicates that the PWM pin 4 is present.
3	PWM3	RO	1	PWM3 Pin Present
				When set, indicates that the PWM pin 3 is present.
2	PWM2	RO	1	PWM2 Pin Present
				When set, indicates that the PWM pin 2 is present.
1	PWM1	RO	1	PWM1 Pin Present
				When set, indicates that the PWM pin 1 is present.
0	PWM0	RO	1	PWM0 Pin Present
				When set, indicates that the PWM pin 0 is present.


Register 23: Device Capabilities 6 (DC6), offset 0x024

This register is predefined by the part and can be used to verify features. If any bit is clear in this register, the module is not present. The corresponding bit in the RCGC0, SCGC0, and DCGC0 registers cannot be set.

Device Capabilities 6 (DC6)

Base 0x400F.E000

Offset 0x024 Type RO, reset 0x0000.0013



Bit/Field	Name	Type	Reset	Description
31:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	USB0PHY	RO	1	USB Module 0 PHY Present When set, indicates that the USB module 0 PHY is present.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1:0	USB0	RO	0x3	USB Module 0 Present

Thie field indicates that USB module 0 is present and specifies its capability.

Value Description 0x3 USB0 is OTG.

Register 24: Device Capabilities 7 (DC7), offset 0x028

This register is predefined by the part and can be used to verify uDMA channel features. A 1 indicates the channel is available on this device; a 0 that the channel is only available on other devices in the family. Most channels have primary and alternate assignments. If the primary function is not available on this microcontroller, the alternate function becomes the primary function. If the alternate function is not available, the primary function is the only option.

Device Capabilities 7 (DC7)

Base 0x400F.E000 Offset 0x028 Type RO, reset 0xFFFF.FFF

Bit/Field

Name

Type

Reset

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved-31	DMACH30	DMACH29	DMACH28	DMACH27	DMACH26	DMACH25	DMACH24	DMACH23	DMACH22	DMACH21	DMACH20	DMACH19	DMACH18	DMACH17	DMACH16
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DMACH15	DMACH14	DMACH13	DMACH12	DMACH11	DMACH10	DMACH9	DMACH8	DMACH7	DMACH6	DMACH5	DMACH4	DMACH3	DMACH2	DMACH1	DMACH0
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Description

		.) [-		
31	reserved-31	RO	1	Reserved
				Reserved for uDMA channel 31.
30	DMACH30	RO	1	SW
				When set, indicates uDMA channel 30 is available for software transfers.
29	DMACH29	RO	1	I2S0_TX / CAN1_TX
				When set, indicates uDMA channel 29 is available and connected to the transmit path of I2S module 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of CAN module 1 transmit.
28	DMACH28	RO	1	12S0_RX / CAN1_RX
				When set, indicates uDMA channel 28 is available and connected to the receive path of I2S module 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of CAN module 1 receive.
27	DMACH27	RO	1	CAN1_TX / ADC1_SS3
				When set, indicates uDMA channel 27 is available and connected to the transmit path of CAN module 1. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of ADC module 1 Sample Sequencer 3.
26	DMACH26	RO	1	CAN1_RX / ADC1_SS2

When set, indicates uDMA channel 26 is available and connected to the receive path of CAN module 1. If the corresponding bit in the **DMACHALT** register is set, the channel is connected instead to the alternate channel assignment of ADC module 1 Sample Sequencer 2.

Bit/Field	Name	Туре	Reset	Description
25	DMACH25	RO	1	SSI1_TX / ADC1_SS1
				When set, indicates uDMA channel 25 is available and connected to the transmit path of SSI module 1. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of ADC module 1 Sample Sequencer 1.
24	DMACH24	RO	1	SSI1_RX / ADC1_SS0
				When set, indicates uDMA channel 24 is available and connected to the receive path of SSI module 1. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of ADC module 1 Sample Sequencer 0.
23	DMACH23	RO	1	UART1_TX / CAN2_TX
				When set, indicates uDMA channel 23 is available and connected to the transmit path of UART module 1. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of CAN module 2 transmit.
22	DMACH22	RO	1	UART1_RX / CAN2_RX
				When set, indicates uDMA channel 22 is available and connected to the receive path of UART module 1. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of CAN module 2 receive.
21	DMACH21	RO	1	Timer1B / EPI0_TX
				When set, indicates uDMA channel 21 is available and connected to Timer 1B. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of EPI module 0 transmit.
20	DMACH20	RO	1	Timer1A / EPI0_RX
				When set, indicates uDMA channel 20 is available and connected to Timer 1A. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of EPI module 0 receive.
19	DMACH19	RO	1	Timer0B / Timer1B
				When set, indicates uDMA channel 19 is available and connected to Timer 0B. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 1B.
18	DMACH18	RO	1	Timer0A / Timer1A
				When set, indicates uDMA channel 18 is available and connected to Timer 0A. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 1A.
17	DMACH17	RO	1	ADC0_SS3
				When set, indicates uDMA channel 17 is available and connected to ADC module 0 Sample Sequencer 3.

Bit/Field	Name	Туре	Reset	Description
16	DMACH16	RO	1	ADC0_SS2
				When set, indicates uDMA channel 16 is available and connected to ADC module 0 Sample Sequencer 2.
15	DMACH15	RO	1	ADC0_SS1 / Timer2B
				When set, indicates uDMA channel 15 is available and connected to ADC module 0 Sample Sequencer 1. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 2B.
14	DMACH14	RO	1	ADC0_SS0 / Timer2A
				When set, indicates uDMA channel 14 is available and connected to ADC module 0 Sample Sequencer 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 2A.
13	DMACH13	RO	1	CAN0_TX / UART2_TX
				When set, indicates uDMA channel 13 is available and connected to the transmit path of CAN module 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of UART module 2 transmit.
12	DMACH12	RO	1	CAN0_RX / UART2_RX
				When set, indicates uDMA channel 12 is available and connected to the receive path of CAN module 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of UART module 2 receive.
11	DMACH11	RO	1	SSI0_TX / UART1_TX
				When set, indicates uDMA channel 11 is available and connected to the transmit path of SSI module 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of UART module 1 transmit.
10	DMACH10	RO	1	SSI0_RX / UART1_RX
				When set, indicates uDMA channel 10 is available and connected to the receive path of SSI module 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of UART module 1 receive.
9	DMACH9	RO	1	UARTO_TX / SSI1_TX
				When set, indicates uDMA channel 9 is available and connected to the transmit path of UART module 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of SSI module 1 transmit.
8	DMACH8	RO	1	UARTO_RX / SSI1_RX
				When set, indicates uDMA channel 8 is available and connected to the receive path of UART module 0. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of SSI module 1 receive.

Bit/Field	Name	Туре	Reset	Description
7	DMACH7	RO	1	ETH_TX / Timer2B
				When set, indicates uDMA channel 7 is available and connected to the transmit path of the Ethernet module. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 2B.
6	DMACH6	RO	1	ETH_RX / Timer2A
				When set, indicates uDMA channel 6 is available and connected to the receive path of the Ethernet module. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 2A.
5	DMACH5	RO	1	USB_EP3_TX / Timer2B
				When set, indicates uDMA channel 5 is available and connected to the transmit path of USB endpoint 3. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 2B.
4	DMACH4	RO	1	USB_EP3_RX / Timer2A
				When set, indicates uDMA channel 4 is available and connected to the receive path of USB endpoint 3. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 2A.
3	DMACH3	RO	1	USB_EP2_TX / Timer3B
				When set, indicates uDMA channel 3 is available and connected to the transmit path of USB endpoint 2. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 3B.
2	DMACH2	RO	1	USB_EP2_RX / Timer3A
				When set, indicates uDMA channel 2 is available and connected to the receive path of USB endpoint 2. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of Timer 3A.
1	DMACH1	RO	1	USB_EP1_TX / UART2_TX
				When set, indicates uDMA channel 1 is available and connected to the transmit path of USB endpoint 1. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of UART module 2 transmit.
0	DMACH0	RO	1	USB_EP1_RX / UART2_RX
				When set, indicates uDMA channel 0 is available and connected to the receive path of USB endpoint 1. If the corresponding bit in the DMACHALT register is set, the channel is connected instead to the alternate channel assignment of UART module 2 receive.


Register 25: Device Capabilities 8 ADC Channels (DC8), offset 0x02C

This register is predefined by the part and can be used to verify features.

Device Capabilities 8 ADC Channels (DC8)

Base 0x400F.E000 Offset 0x02C

Type RO, reset 0xFFFF.FFFF



Bit/Field	Name	Туре	Reset	Description
31	ADC1AIN15	RO	1	ADC Module 1 AIN15 Pin Present
				When set, indicates that ADC module 1 input pin 15 is present.
30	ADC1AIN14	RO	1	ADC Module 1 AIN14 Pin Present
				When set, indicates that ADC module 1 input pin 14 is present.
29	ADC1AIN13	RO	1	ADC Module 1 AIN13 Pin Present
				When set, indicates that ADC module 1 input pin 13 is present.
28	ADC1AIN12	RO	1	ADC Module 1 AIN12 Pin Present
				When set, indicates that ADC module 1 input pin 12 is present.
27	ADC1AIN11	RO	1	ADC Module 1 AIN11 Pin Present
				When set, indicates that ADC module 1 input pin 11 is present.
26	ADC1AIN10	RO	1	ADC Module 1 AIN10 Pin Present
				When set, indicates that ADC module 1 input pin 10 is present.
25	ADC1AIN9	RO	1	ADC Module 1 AIN9 Pin Present
				When set, indicates that ADC module 1 input pin 9 is present.
24	ADC1AIN8	RO	1	ADC Module 1 AIN8 Pin Present
				When set, indicates that ADC module 1 input pin 8 is present.
23	ADC1AIN7	RO	1	ADC Module 1 AIN7 Pin Present
				When set, indicates that ADC module 1 input pin 7 is present.
22	ADC1AIN6	RO	1	ADC Module 1 AIN6 Pin Present
				When set, indicates that ADC module 1 input pin 6 is present.
21	ADC1AIN5	RO	1	ADC Module 1 AIN5 Pin Present
				When set, indicates that ADC module 1 input pin 5 is present.

Bit/Field	Name	Туре	Reset	Description
20	ADC1AIN4	RO	1	ADC Module 1 AIN4 Pin Present When set, indicates that ADC module 1 input pin 4 is present.
19	ADC1AIN3	RO	1	ADC Module 1 AIN3 Pin Present When set, indicates that ADC module 1 input pin 3 is present.
18	ADC1AIN2	RO	1	ADC Module 1 AIN2 Pin Present When set, indicates that ADC module 1 input pin 2 is present.
17	ADC1AIN1	RO	1	ADC Module 1 AIN1 Pin Present When set, indicates that ADC module 1 input pin 1 is present.
16	ADC1AIN0	RO	1	ADC Module 1 AIN0 Pin Present When set, indicates that ADC module 1 input pin 0 is present.
15	ADC0AIN15	RO	1	ADC Module 0 AIN15 Pin Present When set, indicates that ADC module 0 input pin 15 is present.
14	ADC0AIN14	RO	1	ADC Module 0 AIN14 Pin Present When set, indicates that ADC module 0 input pin 14 is present.
13	ADC0AIN13	RO	1	ADC Module 0 AIN13 Pin Present When set, indicates that ADC module 0 input pin 13 is present.
12	ADC0AIN12	RO	1	ADC Module 0 AIN12 Pin Present When set, indicates that ADC module 0 input pin 12 is present.
11	ADC0AIN11	RO	1	ADC Module 0 AIN11 Pin Present When set, indicates that ADC module 0 input pin 11 is present.
10	ADC0AIN10	RO	1	ADC Module 0 AIN10 Pin Present When set, indicates that ADC module 0 input pin 10 is present.
9	ADC0AIN9	RO	1	ADC Module 0 AIN9 Pin Present When set, indicates that ADC module 0 input pin 9 is present.
8	ADC0AIN8	RO	1	ADC Module 0 AIN8 Pin Present When set, indicates that ADC module 0 input pin 8 is present.
7	ADC0AIN7	RO	1	ADC Module 0 AIN7 Pin Present When set, indicates that ADC module 0 input pin 7 is present.
6	ADC0AIN6	RO	1	ADC Module 0 AIN6 Pin Present When set, indicates that ADC module 0 input pin 6 is present.
5	ADC0AIN5	RO	1	ADC Module 0 AIN5 Pin Present When set, indicates that ADC module 0 input pin 5 is present.
4	ADC0AIN4	RO	1	ADC Module 0 AIN4 Pin Present When set, indicates that ADC module 0 input pin 4 is present.

Bit/Field	Name	Type	Reset	Description
3	ADC0AIN3	RO	1	ADC Module 0 AIN3 Pin Present When set, indicates that ADC module 0 input pin 3 is present.
2	ADC0AIN2	RO	1	ADC Module 0 AIN2 Pin Present When set, indicates that ADC module 0 input pin 2 is present.
1	ADC0AIN1	RO	1	ADC Module 0 AIN1 Pin Present When set, indicates that ADC module 0 input pin 1 is present.
0	ADC0AIN0	RO	1	ADC Module 0 AIN0 Pin Present When set, indicates that ADC module 0 input pin 0 is present.


Register 26: Device Capabilities 9 ADC Digital Comparators (DC9), offset 0x190

This register is predefined by the part and can be used to verify features.

Device Capabilities 9 ADC Digital Comparators (DC9)

Base 0x400F.E000

Offset 0x190 Type RO, reset 0x00FF.00FF



Bit/Field	Name	Туре	Reset	Description
6	ADC0DC6	RO	1	ADC0 DC6 Present
				When set, indicates that ADC module 0 Digital Comparator 6 is present.
5	ADC0DC5	RO	1	ADC0 DC5 Present
				When set, indicates that ADC module 0 Digital Comparator 5 is present.
4	ADC0DC4	RO	1	ADC0 DC4 Present
				When set, indicates that ADC module 0 Digital Comparator 4 is present.
3	ADC0DC3	RO	1	ADC0 DC3 Present
				When set, indicates that ADC module 0 Digital Comparator 3 is present.
2	ADC0DC2	RO	1	ADC0 DC2 Present
				When set, indicates that ADC module 0 Digital Comparator 2 is present.
1	ADC0DC1	RO	1	ADC0 DC1 Present
				When set, indicates that ADC module 0 Digital Comparator 1 is present.
0	ADC0DC0	RO	1	ADC0 DC0 Present
				When set, indicates that ADC module 0 Digital Comparator 0 is present.


Register 27: Non-Volatile Memory Information (NVMSTAT), offset 0x1A0

This register is predefined by the part and can be used to verify features.

Non-Volatile Memory Information (NVMSTAT)

Base 0x400F.E000 Offset 0x1A0

Type RO, reset 0x0000.0001



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	FWB	RO	1	32 Word Flash Write Buffer Active

When set, indicates that the 32 word Flash memory write buffer feature is active.

Register 28: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 0 (RCGC0)

Base 0x400F.E000 Offset 0x100

158

Type R/W, reset 0x00000040

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		WDT1	rese	rved	CAN1	CAN0		reserved		PWM	rese	rved	ADC1	ADC0
Type	RO	RO	RO	R/W	RO	RO	R/W	R/W	RO	RO	RO	R/W	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reser	ved		MAXAD	C1SPD	MAXAD	C0SPD		rese	rved		WDT0		reserved	
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	RO	RO	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	R/W	0	WDT1 Clock Gating Control
				This bit controls the clock gating for the Watchdog Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	R/W	0	CAN1 Clock Gating Control
				This bit controls the clock gating for CAN module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	CAN0	R/W	0	CAN0 Clock Gating Control
				This bit controls the clock gating for CAN module 0. If set, the module

generates a bus fault.

receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module

February 24, 2009

Bit/Field	Name	Туре	Reset	Description
23:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM	R/W	0	PWM Clock Gating Control
				This bit controls the clock gating for the PWM module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	R/W	0	ADC1 Clock Gating Control
				This bit controls the clock gating for SAR ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	ADC0	R/W	0	ADC0 Clock Gating Control
				This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:10	MAXADC1SPD	R/W	0	ADC1 Sample Speed
				This field sets the rate at which ADC module 1 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADC1SPD bit as follows (all other encodings are reserved):
				Value Description
				0x3 1M samples/second
9:8	MAXADC0SPD	R/W	0	ADC0 Sample Speed
				This field sets the rate at which ADC0 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADC0SPD bit as follows (all other encodings are reserved):
				Value Description
				0x3 1M samples/second
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
3	WDT0	R/W	0	WDT0 Clock Gating Control
				This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 29: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. RCGC0 is the clock configuration register for running operation, SCGC0 for Sleep operation, and DCGC0 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Base 0x400F.E000 Offset 0x110

Type R/W, reset 0x00000040

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		WDT1	rese	rved	CAN1	CAN0		reserved		PWM	rese	rved	ADC1	ADC0
Type	RO	RO	RO	R/W	RO	RO	R/W	R/W	RO	RO	RO	R/W	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reser	ved		MAXAD	C1SPD	MAXAD	COSPD		resei	ved		WDT0		reserved	
Type	RO	RO	RO	RO	R/W	R/W	R/W	R/W	RO	RO	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	R/W	0	WDT1 Clock Gating Control
				This bit controls the clock gating for Watchdog Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	R/W	0	CAN1 Clock Gating Control
				This bit controls the clock gating for CAN module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	CAN0	R/W	0	CAN0 Clock Gating Control
				This bit controls the clock gating for CAN module 0. If set, the module

generates a bus fault.

receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module

Bit/Field	Name	Туре	Reset	Description
23:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM	R/W	0	PWM Clock Gating Control
				This bit controls the clock gating for the PWM module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	R/W	0	ADC1 Clock Gating Control
				This bit controls the clock gating for ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	ADC0	R/W	0	ADC0 Clock Gating Control
				This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:10	MAXADC1SPD	R/W	0	ADC1 Sample Speed
				This field sets the rate at which ADC module 1 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADC1SPD bit as follows (all other encodings are reserved):
				Value Description
				0x3 1M samples/second
9:8	MAXADC0SPD	R/W	0	ADC0 Sample Speed
				This field sets the rate at which ADC module 0 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADCOSPD bit as follows (all other encodings are reserved):
				Value Description
				0x3 1M samples/second
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	WDT0	R/W	0	WDT0 Clock Gating Control
				This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

February 24, 2009 163

Register 30: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Base 0x400F.E000 Offset 0x120

Type R/W, reset 0x00000040

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved		WDT1	rese	rved	CAN1	CAN0		reserved		PWM	rese	rved	ADC1	ADC0
Type	RO	RO	RO	R/W	RO	RO	R/W	R/W	RO	RO	RO	R/W	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reser	ved		MAXAE	C1SPD	MAXAD	COSPD		rese	rved	'	WDT0		reserved	
Type	RO	RO	RO	RO	R/W	R/W	R/W	R/W	RO	RO	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	R/W	0	WDT1 Clock Gating Control
				This bit controls the clock gating for the Watchdog Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	R/W	0	CAN1 Clock Gating Control
				This bit controls the clock gating for CAN module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	CAN0	R/W	0	CAN0 Clock Gating Control
				This bit controls the clock gating for CAN module 0. If set, the module

generates a bus fault.

receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module

Bit/Field	Name	Туре	Reset	Description
23:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM	R/W	0	PWM Clock Gating Control
				This bit controls the clock gating for the PWM module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	ADC1	R/W	0	ADC1 Clock Gating Control
				This bit controls the clock gating for ADC module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	ADC0	R/W	0	ADC0 Clock Gating Control
				This bit controls the clock gating for ADC module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:10	MAXADC1SPD	R/W	0	ADC1 Sample Speed
				This field sets the rate at which ADC module 1 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADC1SPD bit as follows (all other encodings are reserved):
				Value Description
				0x3 1M samples/second
9:8	MAXADC0SPD	R/W	0	ADC0 Sample Speed
				This field sets the rate at which ADC module 0 samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADCOSPD bit as follows (all other encodings are reserved):
				Value Description
				0x3 1M samples/second
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
3	WDT0	R/W	0	WDT0 Clock Gating Control
				This bit controls the clock gating for the Watchdog Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 31: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 1 (RCGC1)

Base 0x400F.E000 Offset 0x104

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPI0	reserved	1280	reserved	COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Type	RO	R/W	RO	R/W	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0	rese	rved	QEI1	QEI0	rese	rved	SSI1	SSI0	reserved	UART2	UART1	UART0
Type	RO	R/W	RO	R/W	RO	RO	R/W	R/W	RO	RO	R/W	R/W	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPI0	R/W	0	EPI0 Clock Gating
				This bit controls the clock gating for EPI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	1280	R/W	0	I2S0 Clock Gating
				This bit controls the clock gating for I2S module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
26	COMP2	R/W	0	Analog Comparator 2 Clock Gating
				This bit controls the clock gating for analog comparator 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
25	COMP1	R/W	0	Analog Comparator 1 Clock Gating
				This bit controls the clock gating for analog comparator 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	COMP0	R/W	0	Analog Comparator 0 Clock Gating
				This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	R/W	0	Timer 3 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 3. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	R/W	0	I2C1 Clock Gating Control
				This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	R/W	0	QEI1 Clock Gating Control
				This bit controls the clock gating for QEI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
8	QEI0	R/W	0	QEI0 Clock Gating Control
				This bit controls the clock gating for QEI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Clock Gating Control
				This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	UART2 Clock Gating Control
				This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Type	Reset	Description
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Register 32: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Base 0x400F.E000 Offset 0x114

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPI0	reserved	1280	reserved	COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Type	RO	R/W	RO	R/W	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0	rese	rved	QEI1	QEI0	rese	rved	SSI1	SSI0	reserved	UART2	UART1	UART0
Type	RO	R/W	RO	R/W	RO	RO	R/W	R/W	RO	RO	R/W	R/W	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPI0	R/W	0	EPI0 Clock Gating
				This bit controls the clock gating for EPI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	1280	R/W	0	I2S0 Clock Gating
				This bit controls the clock gating for I2S module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
26	COMP2	R/W	0	Analog Comparator 2 Clock Gating
				This bit controls the clock gating for analog comparator 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
25	COMP1	R/W	0	Analog Comparator 1 Clock Gating
				This bit controls the clock gating for analog comparator 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	COMP0	R/W	0	Analog Comparator 0 Clock Gating
				This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	R/W	0	Timer 3 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 3. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	R/W	0	I2C1 Clock Gating Control
				This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	R/W	0	QEI1 Clock Gating Control
				This bit controls the clock gating for QEI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
8	QEI0	R/W	0	QEI0 Clock Gating Control
				This bit controls the clock gating for QEI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Clock Gating Control
				This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	UART2 Clock Gating Control
				This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Type	Reset	Description
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Register 33: Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep-Sleep Mode Clock Gating Control Register 1 (DCGC1)

Base 0x400F.E000 Offset 0x124

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPI0	reserved	1280	reserved	COMP2	COMP1	COMP0		rese	rved		TIMER3	TIMER2	TIMER1	TIMER0
Type	RO	R/W	RO	R/W	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0	rese	rved	QEI1	QEI0	rese	rved	SSI1	SSI0	reserved	UART2	UART1	UART0
Type	RO	R/W	RO	R/W	RO	RO	R/W	R/W	RO	RO	R/W	R/W	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPI0	R/W	0	EPI0 Clock Gating
				This bit controls the clock gating for EPI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	1280	R/W	0	I2S0 Clock Gating
				This bit controls the clock gating for I2S module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
26	COMP2	R/W	0	Analog Comparator 2 Clock Gating
				This bit controls the clock gating for analog comparator 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
25	COMP1	R/W	0	Analog Comparator 1 Clock Gating
				This bit controls the clock gating for analog comparator 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
24	COMP0	R/W	0	Analog Comparator 0 Clock Gating
				This bit controls the clock gating for analog comparator 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	R/W	0	Timer 3 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 3. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	R/W	0	I2C1 Clock Gating Control
				This bit controls the clock gating for I2C module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Туре	Reset	Description
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	R/W	0	QEI1 Clock Gating Control
				This bit controls the clock gating for QEI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
8	QEI0	R/W	0	QEI0 Clock Gating Control
				This bit controls the clock gating for QEI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Clock Gating Control
				This bit controls the clock gating for SSI module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	UART2 Clock Gating Control
				This bit controls the clock gating for UART module 2. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Type	Reset	Description
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Register 34: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic in normal Run mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 2 (RCGC2)

Base 0x400F.E000 Offset 0x108

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0						reserved						USB0
Type	RO	R/W	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	UDMA		rese	rved		GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type	RO	RO	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPHY0	R/W	0	PHY0 Clock Gating Control
				This bit controls the clock gating for Ethernet PHY layer 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	EMAC0	R/W	0	MAC0 Clock Gating Control
				This bit controls the clock gating for Ethernet MAC layer 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
16	USB0	R/W	0	USB0 Clock Gating Control
				This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	R/W	0	Micro-DMA Clock Gating Control
				This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	R/W	0	Port J Clock Gating Control
				This bit controls the clock gating for Port J. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7	GPIOH	R/W	0	Port H Clock Gating Control
				This bit controls the clock gating for Port H. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
6	GPIOG	R/W	0	Port G Clock Gating Control
				This bit controls the clock gating for Port G. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5	GPIOF	R/W	0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	GPIOE	R/W	0	Port E Clock Gating Control
				Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	GPIOD	R/W	0	Port D Clock Gating Control
				Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Type	Reset	Description
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Register 35: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic in Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Base 0x400F.E000 Offset 0x118

Type R/W, reset 0x00000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0			'			reserved						USB0
Туре	RO	R/W	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	UDMA		rese	rved	'	GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Туре	RO	RO	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPHY0	R/W	0	PHY0 Clock Gating Control
				This bit controls the clock gating for Ethernet PHY layer 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	EMAC0	R/W	0	MAC0 Clock Gating Control
				This bit controls the clock gating for Ethernet MAC layer 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
16	USB0	R/W	0	USB0 Clock Gating Control
				This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	R/W	0	Micro-DMA Clock Gating Control
				This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	R/W	0	Port J Clock Gating Control
				This bit controls the clock gating for Port J. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7	GPIOH	R/W	0	Port H Clock Gating Control
				This bit controls the clock gating for Port H. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
6	GPIOG	R/W	0	Port G Clock Gating Control
				This bit controls the clock gating for Port G. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5	GPIOF	R/W	0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	GPIOE	R/W	0	Port E Clock Gating Control
				Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	GPIOD	R/W	0	Port D Clock Gating Control
				Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Bit/Field	Name	Type	Reset	Description
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Register 36: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic in Deep-Sleep mode. Each bit controls a clock enable for a given interface, function, or module. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled (saving power). If the module is unclocked, reads or writes to the module generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional modules are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or modules to control. This configuration is implemented to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Base 0x400F.E000 Offset 0x128

Type R/W, reset 0x00000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0					1	reserved						USB0
Type	RO	R/W	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	UDMA		rese	rved		GPIOJ	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Туре	RO	RO	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPHY0	R/W	0	PHY0 Clock Gating Control
				This bit controls the clock gating for Ethernet PHY layer 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	EMAC0	R/W	0	MAC0 Clock Gating Control
				This bit controls the clock gating for Ethernet MAC layer 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
27:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
16	USB0	R/W	0	USB0 Clock Gating Control
				This bit controls the clock gating for USB module 0. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	R/W	0	Micro-DMA Clock Gating Control
				This bit controls the clock gating for micro-DMA. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	R/W	0	Port J Clock Gating Control
				This bit controls the clock gating for Port J. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
7	GPIOH	R/W	0	Port H Clock Gating Control
				This bit controls the clock gating for Port H. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
6	GPIOG	R/W	0	Port G Clock Gating Control
				This bit controls the clock gating for Port G. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
5	GPIOF	R/W	0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
4	GPIOE	R/W	0	Port E Clock Gating Control
				Port E Clock Gating Control. This bit controls the clock gating for Port E. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
3	GPIOD	R/W	0	Port D Clock Gating Control
				Port D Clock Gating Control. This bit controls the clock gating for Port D. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.


Bit/Field	Name	Type	Reset	Description
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the module receives a clock and functions. Otherwise, the module is unclocked and disabled. If the module is unclocked, a read or write to the module generates a bus fault.

Register 37: Software Reset Control 0 (SRCR0), offset 0x040

This register allows individual modules to be reset. Writes to this register are masked by the bits in the Device Capabilities 1 (DC1) register.

Software Reset Control 0 (SRCR0)

Base 0x400F.E000 Offset 0x040 Type R/W, reset 0x00000000



Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	WDT1	R/W	0	WDT1 Reset Control When this bit is set, Watchdog Timer module 1 is reset. All internal data
				is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
27:26	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25	CAN1	R/W	0	CAN1 Reset Control
				When this bit is set, CAN module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
24	CAN0	R/W	0	CAN0 Reset Control
				When this bit is set, CAN module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
23:21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	PWM	R/W	0	PWM Reset Control
				When this bit is set, PWM module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
19:18	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
17	ADC1	R/W	0	ADC1 Reset Control
				When this bit is set, ADC module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
16	ADC0	R/W	0	ADC0 Reset Control
				When this bit is set, ADC module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
15:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT0	R/W	0	WDT0 Reset Control
				When this bit is set, Watchdog Timer module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 38: Software Reset Control 1 (SRCR1), offset 0x044

This register allows individual modules to be reset. Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Software Reset Control 1 (SRCR1)

Base 0x400F.E000 Offset 0x044 Type R/W, reset 0x00000000

16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
R1 TIMER0	TIMER1	TIMER2	TIMER3	'	rved	rese		COMP0	COMP1	COMP2	reserved	1280	reserved	EPI0	reserved	
V R/W	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	RO	R/W	RO	R/W	RO	Type
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
T1 UART0	UART1	UART2	reserved	SSI0	SSI1	rved	rese	QEI0	QEI1	rved	rese	I2C0	reserved	I2C1	reserved	
	R/W	R/W	RO	R/W	R/W	RO	RO	R/W	R/W	RO	RO	R/W	RO	R/W	RO	Type
0 1 .R1	UA	0 2 UART2	0 3 reserved	0 4 SSI0	0 5 SSI1	0 6 rved	0 7 rese	0 8 QEI0	0 9 QEI1	0 10 rved	0 11 rese	0 12 I2C0	0 13 reserved	0 14 I2C1	0 15 reserved	Reset

eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Ві	it/Field		Name	:	Тур	e	Reset	Desc	ription							
	31		reserve	ed	RC)	0	comp		with futur	e produ	cts, the	value of	a reserv	. To provi ed bit sho	
	30		EPI0		R/V	٧	0	EPI0	Reset C	ontrol						
								the re		re return	ed to th				data is los lust be ma	
	29		reserve	ed	RC)	0	comp		with futur	e produ	cts, the	value of	a reserv	. To provi ed bit sho	
	28		1280		R/V	V	0	12S0	Reset C	ontrol						
								the re		re return	ed to th				data is los lust be ma	
	27		reserve	ed	RC)	0	comp		with futur	e produ	cts, the	value of	a reserv	. To provi ed bit sho	
	26		COMP	2	R/V	V	0	Analo	og Comp	2 Reset	Contro	I				
								data		d the req	gisters a	re retur	ned to th		eset. All ir states. T	
	25		COMP	1	R/V	V	0	Analo	og Comp	1 Reset	Contro	I				
								data		d the reg	gisters a	re retur	ned to th		eset. All ir states. T	
	24		COMP	0	R/V	V	0	Analo	og Comp	0 Reset	Contro	I				
								data		id the reg	gisters a	re retur	ned to th		eset. All ir states. T	

Bit/Field	Name	Туре	Reset	Description
23:20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	TIMER3	R/W	0	Timer 3 Reset Control
				Timer 3 Reset Control. When this bit is set, General-Purpose Timer module 3 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
18	TIMER2	R/W	0	Timer 2 Reset Control
				When this bit is set, General-Purpose Timer module 2 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
17	TIMER1	R/W	0	Timer 1 Reset Control
				When this bit is set, General-Purpose Timer module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
16	TIMER0	R/W	0	Timer 0 Reset Control
				When this bit is set, General-Purpose Timer module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	R/W	0	I2C1 Reset Control
				When this bit is set, I2C module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Reset Control
				When this bit is set, I2C module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	QEI1	R/W	0	QEI1 Reset Control
				When this bit is set, QEI module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
8	QEI0	R/W	0	QEI0 Reset Control
				When this bit is set, QEI module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.


Bit/Field	Name	Туре	Reset	Description
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Reset Control
				When this bit is set, SSI module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
4	SSI0	R/W	0	SSI0 Reset Control
				When this bit is set, SSI module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	UART2 Reset Control
				When this bit is set, UART module 2 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
1	UART1	R/W	0	UART1 Reset Control
				When this bit is set, UART module 1 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
0	UART0	R/W	0	UART0 Reset Control
				When this bit is set, UART module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

Register 39: Software Reset Control 2 (SRCR2), offset 0x048

This register allows individual modules to be reset. Writes to this register are masked by the bits in the **Device Capabilities 4 (DC4)** register.

Software Reset Control 2 (SRCR2)

Base 0x400F.E000 Offset 0x048 Type R/W, reset 0x00000000



Bit/Field	Name	Туре	Reset	Description
31	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
30	EPHY0	R/W	0	PHY0 Reset Control
				When this bit is set, Ethernet PHY layer 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28	EMAC0	R/W	0	MAC0 Reset Control
				When this bit is set, Ethernet MAC layer 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
27:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	USB0	R/W	0	USB0 Reset Control
				When this bit is set, USB module 0 is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	UDMA	R/W	0	Micro-DMA Reset Control
				When this bit is set, uDMA module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.

Bit/Field	Name	Туре	Reset	Description
12:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	GPIOJ	R/W	0	Port J Reset Control
				When this bit is set, Port J module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
7	GPIOH	R/W	0	Port H Reset Control
				When this bit is set, Port H module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
6	GPIOG	R/W	0	Port G Reset Control
				When this bit is set, Port G module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
5	GPIOF	R/W	0	Port F Reset Control
				When this bit is set, Port F module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
4	GPIOE	R/W	0	Port E Reset Control
				When this bit is set, Port E module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
3	GPIOD	R/W	0	Port D Reset Control
				When this bit is set, Port D module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
2	GPIOC	R/W	0	Port C Reset Control
				When this bit is set, Port C module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
1	GPIOB	R/W	0	Port B Reset Control
				When this bit is set, Port B module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.
0	GPIOA	R/W	0	Port A Reset Control
				When this bit is set, Port A module is reset. All internal data is lost and the registers are returned to their reset states. This bit must be manually cleared after being set.


7 Internal Memory

The LM3S9B95 microcontroller comes with 96 KB of bit-banded SRAM, internal ROM, and 256 KB of Flash memory. The Flash controller provides a user-friendly interface, making Flash programming a simple task. Flash protection can be applied to the Flash memory on a 2-KB block basis.

7.1 Block Diagram

Figure 7-1 on page 195 illustrates the Flash functions. The dashed boxes in the figure indicate registers residing in the System Control module rather than the Flash Control module.

Figure 7-1. Flash Block Diagram



7.2 Functional Description

This section describes the functionality of the SRAM, ROM, and Flash memories.

7.2.1 SRAM

Note: The SRAM is implemented using two 32-bit wide SRAM banks (separate SRAM arrays). The banks are partitioned such that one bank contains all even words (the even bank) and the other contains all odd words (the odd bank). A write access that is followed immediately by a read access to the same bank incurs a stall of a single clock cycle. However, a write to one bank followed by a read of the other bank can occur in successive clock cycles without incurring any delay.

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation. The bit-band base is located at address 0x2200.0000.

The bit-band alias is calculated by using the formula:

```
bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)
```

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

```
0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C
```

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the ARM® Cortex™-M3 Technical Reference Manual.

7.2.2 ROM

The internal ROM of the Stellaris[®] device is located at address 0x0100.0000 of the device memory map. The ROM contains the following components:

- Stellaris[®] Boot Loader and vector table (see "Boot Loader" on page 1023)
- Stellaris[®] Peripheral Driver Library (DriverLib) release for product-specific peripherals and interfaces (see "ROM DriverLib Functions" on page 1028)
- Advanced Encryption Standard (AES) cryptography tables (see "Advance Encryption Standard and Cyclic Redundancy Check Software in ROM" on page 1048)
- Cyclic Redundancy Check (CRC) error detection functionality (see "Advance Encryption Standard and Cyclic Redundancy Check Software in ROM" on page 1048)

7.2.3 Flash Memory

The Flash is organized as a set of 1-KB blocks that can be individually erased. An individual 32-bit word can be programmed to change bits from 1 to 0. In addition, a write buffer provides the ability to concurrently program 32 continuous words in Flash memory. Erasing a block causes the entire contents of the block to be reset to all 1s. The 1-KB blocks are paired into sets of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only,

providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

The Flash memory controller has a prefetch buffer that is automatically used when the CPU frequency is greater than 50 MHz. The prefetch buffer fetches two 32-bit words per clock allowing Flash memory to be read with no wait states while code is executing linearly. Branches incur a single wait state.

7.2.3.1 Flash Memory Protection

The user is provided two forms of Flash protection per 2-KB Flash block in four pairs of 32-bit wide registers. The policy for each protection form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If a bit is set, the corresponding block may be programmed (written) or erased. If a bit is cleared, the corresponding block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If a bit is set, the corresponding block may be executed or read by software or debuggers. If a bit is cleared, the corresponding block may only be executed, and contents of the memory block are prohibited from being accessed as data.

The policies may be combined as shown in Table 7-1 on page 197.

FMPPEn	FMPRE n	Protection
0		Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0	1	Read-only protection. The block may be read or executed but may not be written or erased. This mode

No protection. The block may be written, erased, executed or read.

is used to lock the block from further modification while allowing any read or execute access.

Table 7-1. Flash Protection Policy Combinations

An access that attempts to program or erase a program-protected block is prohibited. An access that attempts to read an read-protected block is prohibited. Such accesses return data of all 0s. A controller interrupt may be optionally generated whenever an attempt is made to improperly access the Flash memory (by setting the AMASK bit in the **Flash Controller Interrupt Mask (FCIM)** register) to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. These settings create a policy of open access and programmability. The register bits may be changed by clearing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The changes are committed using the **Flash Memory Control (FMC)** register. Details on programming these bits are discussed in "Nonvolatile Register Programming" on page 199.

7.3 Flash Memory Initialization and Configuration

7.3.1 Flash Programming

The Stellaris[®] devices provide a user-friendly interface for Flash programming. All erase/program operations are handled via three registers: **Flash Memory Address (FMA)**, **Flash Memory Data**

(FMD), and **Flash Memory Control (FMC)**. Note that if the debug capabilities of the microcontroller have been deactivated, resulting in a "locked" state, a recovery sequence must be performed in order to reactivate the debug module. See "Recovering a "Locked" Microcontroller" on page 83.

7.3.1.1 To program a 32-bit word

- 1. Write source data to the FMD register.
- 2. Write the target address to the **FMA** register.
- 3. Write the Flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

Important: To ensure proper operation, two writes to the same word must be separated by an ERASE.

7.3.1.2 To perform an erase of a 1-KB page

- Write the page address to the FMA register.
- 2. Write the Flash write key and the ERASE bit (a value of 0xA442.0002) to the FMC register.
- 3. Poll the FMC register until the ERASE bit is cleared.

7.3.1.3 To perform a mass erase of the Flash

- 1. Write the Flash write key and the MERASE bit (a value of 0xA442.0004) to the FMC register.
- 2. Poll the **FMC** register until the MERASE bit is cleared.

7.3.2 32-Word Flash Write Buffer

A 32-word write buffer provides the capability to perform faster write accesses to the Flash memory by concurrently programing 32 words with a single buffered Flash write operation. The buffered Flash write operation takes the same amount of time as the single word write operation controlled by bit 0 in the **FMC** register. The data for the buffered write is written to the **Flash Write Buffer** (**FWBn**) registers.

The registers are 32-word aligned with Flash memory, and therefore the register **FWB0** corresponds with the address in **FMA** where bits [6:0] of **FMA** are all 0. **FWB1** corresponds with the address in **FMA** + 0x4 and so on. Only the **FWBn** registers that have been updated since the previous buffered Flash write operation are written. The **Flash Write Buffer Valid (FWBVAL)** register shows which registers have been written since the last buffered Flash write operation. This register contains a bit for each of the 32 **FWBn** registers, where bit[n] of **FWBVAL** corresponds to **FWBn**. The **FWBn** register has been updated if the corresponding bit in the **FWBVAL** register is set.

7.3.2.1 To program 32 words with a single buffered Flash write operation

- 1. Write the source data to the **FWBn** registers.
- 2. Write the target address to the **FMA** register. This must be a 32-word aligned address (that is, bits [6:0] in **FMA** must be 0s).
- 3. Write the Flash write key and the WRBUF bit (a value of 0xA442.0001) to the FMC2 register.

4. Poll the FMC2 register until the WRBUF bit is cleared.

7.3.3 Nonvolatile Register Programming

This section discusses how to update registers that are resident within the Flash memory itself. These registers exist in a separate space from the main Flash array and are not affected by an ERASE or MASS ERASE operation. These nonvolatile registers are updated using the COMT bit in the **FMC** register to activate a write operation. With the exception of the **USER_DBG** register, the settings in these registers can be tested before committing them to Flash memory.

For the **USER_DBG** register, the data to be written is loaded into the **FMD** register before it is committed. The **FMD** register is read only and does not allow the **USER_DBG** operation to be tried before committing it to nonvolatile memory.

Important: These registers can only have bits changed from 1 to 0 by user programming, but can be restored to their factory default values only by performing the sequence described in "Recovering a "Locked" Microcontroller" on page 83. The mass erase of the main Flash array caused by the sequence is performed prior to restoring these registers.

In addition, the USER_REG0, USER_REG1, USER_REG2, USER_REG3, and USER_DBG registers each use bit 31 (NW) to indicate that they are available for user write. These five registers can only be committed once whereas the Flash protection registers may be committed multiple times. Table 7-2 on page 199 provides the **FMA** address required for commitment of each of the registers and the source of the data to be written when the **FMC** register is written with a value of 0xA442.0008. After writing the COMT bit, the user may poll the **FMC** register to wait for the commit operation to complete.

Register to be Committed	FMA Value	Data Source
FMPRE0	0x0000.0000	FMPRE0
FMPRE1	0x0000.0002	FMPRE1
FMPRE2	0x0000.0004	FMPRE2
FMPRE3	0x0000.0006	FMPRE3
FMPPE0	0x0000.0001	FMPPE0
FMPPE1	0x0000.0003	FMPPE1
FMPPE2	0x0000.0005	FMPPE2
FMPPE3	0x0000.0007	FMPPE3
USER_REG0	0x8000.0000	USER_REG0
USER_REG1	0x8000.0001	USER_REG1
USER_REG2	0x8000.0002	USER_REG2
USER_REG3	0x8000.0003	USER_REG3
USER_DBG	0x7510.0000	FMD

Table 7-2. User-Programmable Flash Resident Registers

7.4 Register Map

Table 7-3 on page 200 lists the ROM Controller register and the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, **FCMISC**, **FMC2**, **FWBVAL**, and **FWBn** register offsets are relative to the Flash control base address of 0x400F.D000. The ROM and Flash protection register offsets are relative to the System Control base address of 0x400F.E000.

Table 7-3. Flash Register Map

Offset	Name	Туре	Reset	Description	See page
Flash Reg	gisters (Flash Control C	Offset)			
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	201
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	202
800x0	FMC	R/W	0x0000.0000	Flash Memory Control	203
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	205
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	206
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	207
0x020	FMC2	R/W	0x0000.0000	Flash Memory Control 2	208
0x030	FWBVAL	R/W	0x0000.0000	Flash Write Buffer Valid	209
0x100 - 0x13C	FWBn	R/W	0x0000.0000	Flash Write Buffer n	210
Memory F	Registers (System Cont	rol Offset)			
0x0F0	RMCTL	R/W1C	-	ROM Control	211
0x0F4	RMVER	RO	0x0202.5400	ROM Version Register	212
0x130	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	213
0x200	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	213
0x134	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	214
0x400	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	214
0x1D0	USER_DBG	R/W	0xFFFF.FFFE	User Debug	215
0x1E0	USER_REG0	R/W	0xFFFF.FFFF	User Register 0	216
0x1E4	USER_REG1	R/W	0xFFFF.FFFF	User Register 1	217
0x1E8	USER_REG2	R/W	0xFFFF.FFFF	User Register 2	218
0x1EC	USER_REG3	R/W	0xFFFF.FFFF	User Register 3	219
0x204	FMPRE1	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 1	220
0x208	FMPRE2	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 2	221
0x20C	FMPRE3	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 3	222
0x404	FMPPE1	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 1	223
0x408	FMPPE2	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 2	224
0x40C	FMPPE3	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 3	225

7.5 Flash Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.


Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

Flash Memory Address (FMA)

Base 0x400F.D000

Offset 0x000 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:18	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17:0	OFFSET	R/W	0x0	Address Offset

Address offset in Flash where operation is performed, except for nonvolatile registers (see "Nonvolatile Register Programming" on page 199 for details on values for this field).


Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during erase cycles.

Flash Memory Data (FMD)

Base 0x400F.D000

Offset 0x004 Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description
31:0 DATA R/W 0x0000.0000 Data Value

Data value for write operation.

Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the Flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 201). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 202) is written to the specified address.

This register must be the final register written and initiates the memory operation. The four control bits in the lower byte of this register are used to initiate memory operations.

Care must be taken not to set multiple control bits as the results of such an operation are unpredictable.

Flash Memory Control (FMC)

Name


Type

Pasat

Base 0x400F.D000 Offset 0x008

Rit/Field

Type R/W, reset 0x0000.0000



Bivrieid	Name	туре	Reset	Description
31:16	WRKEY	WO	0x0000	Flash Write Key
				This field contains a write key, which is used to minimize the incidence of accidental Flash writes. The value 0xA442 must be written into this field for a Flash write to occur. Writes to the FMC register without this WRKEY value are ignored. A read of this field returns the value 0.
15:4	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	COMT	R/W	0	Commit Register Value

Description

This bit is used to commit writes to Flash-resident registers and to monitor the progress of that process.

Value Description

- Set this bit to commit (write) the register value to a Flash-resident register.
 - When read, a 1 indicates that the previous commit access is not complete.
- 0 A write of 0 has no effect on the state of this bit.

When read, a 0 indicates that the previous commit access is complete.

A commit can take up to 50 µs.

See "Nonvolatile Register Programming" on page 199 for more information on programming Flash-resident registers.

Bit/Field	Name	Туре	Reset	Description
2	MERASE	R/W	0	Mass Erase Flash Memory
				This bit is used to mass erase the Flash main memory and to monitor the progress of that process.
				Value Description
				1 Set this bit to erase the Flash main memory.
				When read, a 1 indicates that the previous mass erase access is not complete.
				0 A write of 0 has no effect on the state of this bit.
				When read, a 0 indicates that the previous mass erase access is complete.
				A mass erase can take up to 250 ms.
1	ERASE	R/W	0	Erase a Page of Flash Memory
				This bit is used to erase a page of Flash memory and to monitor the progress of that process.
				Value Description
				Set this bit to erase the Flash memory page specified by the contents of the FMA register.
				When read, a 1 indicates that the previous page erase access is not complete.
				0 A write of 0 has no effect on the state of this bit.
				When read, a 0 indicates that the previous page erase access is complete.
				A page erase can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				This bit is used to write a word into Flash memory and to monitor the progress of that process.
				Value Description
				Set this bit to write the data stored in the FMD register into the Flash memory location specified by the contents of the FMA register.
				When read, a 1 indicates that the write update access is not complete.
				0 A write of 0 has no effect on the state of this bit.
				When read, a 0 indicates that the previous write update access is complete.
				Writing a single word can take up to 50 µs.


Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the Flash controller has an interrupt condition. An interrupt is sent to the interrupt controller only if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000

Offset 0x00C Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	PRIS	RO	0	Programming Raw Interrupt Status
				This bit provides status on programming cycles which are write or erase actions generated through the FMC or FMC2 register bits (see page 203 and page 208).

Value Description

- 1 The programming cycle has completed.
- O The programming cycle has not completed.

This status is sent to the interrupt controller when the ${\tt PMASK}$ bit in the FCIM register is set.

This bit is cleared by writing a 1 to the PMISC bit in the FCMISC register.

0 ARIS RO 0

Access Raw Interrupt Status

This bit indicates if the Flash was improperly accessed.

Value Description

- 1 The program tried to access the Flash memory counter to the policy set in the FMPREn and FMPPEn registers.
- 0 No access has tried to improperly access the Flash.

This status is sent to the interrupt controller when the ${\tt AMASK}$ bit in the FCIM register is set.

This bit is cleared by writing a 1 to the AMISC bit in the FCMISC register.

Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the Flash controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM)

Name

AMASK

Type

R/W

Reset


0

Base 0x400F.D000 Offset 0x010

Bit/Field

0

Type R/W, reset 0x0000.0000



31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	PMASK	R/W	0	Programming Interrupt Mask
				This bit controls the reporting of the programming raw interrupt status to the interrupt controller.
				Value Description
				1 An interrupt is sent to the interrupt controller when the PRIS bit is set.
				0 The PRIS interrupt is suppressed and not sent to the interrupt controller.

Description

This bit controls the reporting of the access raw interrupt status to the interrupt controller.

Value Description

Access Interrupt Mask

- 1 An interrupt is sent to the interrupt controller when the ${\tt ARIS}$ bit is set.
- 0 The ARIS interrupt is suppressed and not sent to the interrupt controller.


Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Flash Controller Masked Interrupt Status and Clear (FCMISC)

Base 0x400F.D000

Offset 0x014
Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	PMISC	R/W1C	0	Programming Masked Interrupt Status and Clear

Value Description

When read, a 1 indicates that an unmasked interrupt was signaled because a programming cycle completed.

Writing a 1 to this bit clears PMISC and also the PRIS bit in the FCRIS register (see page 205).

When read, a 0 indicates that a programming cycle complete interrupt has not occurred.

A write of 0 has no effect on the state of this bit.

0	ANAICO	DAMAG	^	Assess Masked Intermed Chates and Class
U	AMISC	R/W1C	U	Access Masked Interrupt Status and Clear

Value Description

When read, a 1 indicates that an unmasked interrupt was signaled because an improper access to protected Flash memory was attempted.

Writing a 1 to this bit clears AMISC and also the ARIS bit in the FCRIS register (see page 205).

When read, a 0 indicates that no improper accesses have occurred.

A write of 0 has no effect on the state of this bit.

Register 7: Flash Memory Control 2 (FMC2), offset 0x020


When this register is written, the Flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 201). If the access is a write access, the data contained in the **Flash Write Buffer (FWB)** registers is written.

This register must be the final register written as it initiates the memory operation.

Flash Memory Control 2 (FMC2)

Base 0x400F.D000 Offset 0x020

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	WRKEY	WO	0x0000	Flash Write Key
				This field contains a write key, which is used to minimize the incidence of accidental Flash writes. The value 0xA442 must be written into this field for a write to occur. Writes to the FMC2 register without this wrkey value are ignored. A read of this field returns the value 0.
15:1	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WRBUF	R/W	0	Buffered Flash Write

This bit is used to start a buffered Flash write to Flash Memory.

Value Description

1 Set this bit to write the data stored in the **FWBn** registers to the location specified by the contents of the **FMA** register.

When read, a 1 indicates that the previous buffered Flash write access is not complete.

0 A write of 0 has no effect on the state of this bit.

When read, a 0 indicates that the previous buffered Flash write access is complete.

A buffered Flash write can take up to 4 ms.

Register 8: Flash Write Buffer Valid (FWBVAL), offset 0x030


This register provides a bitwise status of which **FWBn** registers have been written by the processor since the last write of the Flash write buffer. The entries with a 1 are written on the next write of the Flash write buffer. This register is cleared after the write operation by hardware. A protection violation on the write operation also clears this status.

Software can program the same 32 words to various Flash memory locations by setting the FWB[n] bits after they are cleared by the write operation. The next write operation then uses the same data as the previous one. In addition, if a **FWBn** register change should not be written to Flash memory, software can clear the corresponding FWB[n] bit to preserve the existing data when the next write operation occurs.

Flash Write Buffer Valid (FWBVAL)

Base 0x400F.D000 Offset 0x030

Type R/W, reset 0x0000.0000




Value Description

- 1 The corresponding FWBn register has been updated since the last buffer write operation and is ready to be written to Flash memory.
- 0 The corresponding **FWBn** register has no new data to be written.

Bit 0 corresponds to **FWB0**, offset 0x100, and bit 31 corresponds to **FWB31**, offset 0x13C.

Register 9: Flash Write Buffer n (FWBn), offset 0x100 - 0x13C

These 32 registers hold the contents of the data to be written into the Flash on a buffered Flash write operation. The offset selects one of the 32-bit registers. Only **FWBn** registers that have been updated since the preceding buffered Flash write operation are written into the Flash, so it is not necessary to write the entire bank of registers in order to write 1 or 2 words. The **FWBn** registers are written into the Flash with the **FWB0** register corresponding to the address contained in **FMA**. **FWB1** is written to the address **FMA**+0x4 etc. Note that only data bits that are 0 result in the Flash memory being modified. A data bit that is 1 leaves the content of the Flash memory bit at its previous value.



Data to be written into the Flash.

7.6 Memory Register Descriptions (System Control Offset)


The remainder of this section lists and describes the registers that reside in Flash memory, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

Register 10: ROM Control (RMCTL), offset 0x0F0

This register provides control of the ROM controller state. This register offset is relative to the System Control base address of 0x400F.E000.

ROM Control (RMCTL)

Base 0x400F.E000 Offset 0x0F0 Type R/W1C, reset -



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ВА	R/W1C	-	Boot Alias

Upon reset, the system control module checks the first two words of the Flash memory to see if it has been programmed. If the first two words of Flash memory contain 0xFFFF.FFFF then it has not yet been programmed, and this bit is then set by hardware so that the on-chip ROM appears at address 0x0.

Value Description

- 1 The microcontroller's ROM appears at address 0x0. This bit is set automatically if the first two words of the Flash memory contain 0xFFFF.FFFF.
- 0 The Flash memory is at address 0x0.

This bit is cleared by writing a 1 to this bit position.

Register 11: ROM Version Register (RMVER), offset 0x0F4

Note: Offset is relative to System Control base address of 0x400FE000.

A 32-bit read-only register containing the ROM content version information.

ROM Version Register (RMVER)

Base 0x400F.E000 Offset 0x0F4 Type RO, reset 0x0202.5400

.,,,,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ı		1	СО	NT		1 1			ı	1	SI	ZE			'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ı		1	VE	ER		1 1			1		RE	EV			'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0
Е	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:24		CON	IT	R	0	0x02	RON	// Conte	nts						
									ue Desc 2 Stella		Loader	& Driver	Lib with	AES		
	23:16		SIZ	E	R	Ω	0x02	RON	∕l Size							
	20.10		OIZ	_	1	0	0.02									
								This	field en	codes th	e size of	the RO	И.			
								Valu	ue Desc	ription						
								0x0	2 Stella	aris Boot	Loader	& Driver	Lib with	AES.eth	ernet	
														,		
	15:8		VE	₹	R	0	0x54	ROM	M Versio	n						
	7:0		RE'	/	R	0	0x0	RON	// Revisi	on						

Register 12: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200

Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.


This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 0 (FMPRE0)

READ_ENABLE

Base 0x400F.E000 Offset 0x130 and 0x200 Type R/W, reset 0xFFFF.FFFF

31:0



Bit/Field Name Type Reset Description

R/W

0xFFFFFFF

Flash Read Enable. Enables 2-KB Flash memory blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Enables 256 KB of Flash memory.

Register 13: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.E000 Offset 0x134 and 0x400 Type R/W, reset 0xFFFF.FFFF



Bit/Field Name Type Reset Description

31:0 PROG_ENABLE R/W 0xFFFFFFF Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description
0xFFFFFFF Enables 256 KB of Flash memory.

Register 14: User Debug (USER_DBG), offset 0x1D0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides a write-once mechanism to disable external debugger access to the device in addition to 27 additional bits of user-defined data. The DBG0 bit (bit 0) is set to 0 from the factory and the DBG1 bit (bit 1) is set to 1, which enables external debuggers. Changing the DBG1 bit to 0 disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NOTWRITTEN bit (bit 31) indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once.

User Debug (USER_DBG)

Base 0x400F.E000 Offset 0x1D0


Bit/Field

Name

Type

Reset

Type R/W, reset 0xFFFF.FFFE



				·
31	NW	R/W	1	User Debug Not Written. When set, this bit specifies that this 32-bit register has not been written. When clear, this bit specifies that this register has been written and may not be written again.
30:2	DATA	R/W	0x1FFFFFF	User Data. Contains the user data value. This field is initialized to all 1s and can only be written once.
1	DBG1	R/W	1	Debug Control 1. The <code>DBG1</code> bit must be 1 and <code>DBG0</code> must be 0 for debug to be available.
0	DBG0	R/W	0	Debug Control 0. The DBG1 bit must be 1 and DBG0 must be 0 for debug to be available.

Description

Register 15: User Register 0 (USER_REG0), offset 0x1E0


Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 0 (USER_REG0)

Base 0x400F.E000 Offset 0x1E0

Type R/W, reset 0xFFFF.FFFF



Bit/Field	Name	Туре	Reset	Description
31	NW	R/W	1	Not Written. When set, this bit specifies that this 32-bit register has not been written. When clear, this bit specifies that this register has been written and may not be written again.
30:0	DATA	R/W	0x7FFFFFF	User Data. Contains the user data value. This field is initialized to all 1s and can only be written once.

Register 16: User Register 1 (USER_REG1), offset 0x1E4


Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 1 (USER_REG1)

Base 0x400F.E000 Offset 0x1E4

Type R/W, reset 0xFFF.FFFF



Bit/Field	Name	Туре	Reset	Description
31	NW	R/W	1	Not Written. When set, this bit specifies that this 32-bit register has not been written. When clear, this bit specifies that this register has been written and may not be written again.
30:0	DATA	R/W	0x7FFFFFF	User Data. Contains the user data value. This field is initialized to all 1s and can only be written once.

Register 17: User Register 2 (USER_REG2), offset 0x1E8


Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 2 (USER_REG2)

Base 0x400F.E000 Offset 0x1E8

Type R/W, reset 0xFFF.FFFF



Bit/Field	Name	Type	Reset	Description
31	NW	R/W	1	Not Written. When set, this bit specifies that this 32-bit register has not been written. When clear, this bit specifies that this register has been written and may not be written again.
30:0	DATA	R/W	0x7FFFFFF	User Data. Contains the user data value. This field is initialized to all 1s and can only be written once.

Register 18: User Register 3 (USER_REG3), offset 0x1EC


Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 3 (USER_REG3)

Base 0x400F.E000 Offset 0x1EC

Type R/W, reset 0xFFFF.FFFF



Bit/Field	Name	Type	Reset	Description
31	NW	R/W	1	Not Written. When set, this bit specifies that this 32-bit register has not been written. When clear, this bit specifies that this register has been written and may not be written again.
30:0	DATA	R/W	0x7FFFFFF	User Data. Contains the user data value. This field is initialized to all 1s and can only be written once.


Register 19: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 1 (FMPRE1)

Base 0x400F.E000 Offset 0x204 Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description

31:0 READ_ENABLE R/W 0xFFFFFFF Flash Read Enable. Enables 2-KB Flash memory blocks to be executed or read. The policies may be combined as shown in the table "Flash"

Value Description

Protection Policy Combinations".

Register 20: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.



Base 0x400F.E000 Offset 0x208

Type R/W, reset 0xFFFF.FFFF



Bit/Field Name Type Reset Description

31:0 READ_ENABLE R/W 0xFFFFFFF

Flash Read Enable. Enables 2-KB Flash memory blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

Register 21: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 3 (FMPRE3)

Base 0x400F.E000 Offset 0x20C

Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description

31:0 READ_ENABLE R/W 0xFFFFFFF

Flash Read Enable. Enables 2-KB Flash memory blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

Register 22: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 1 (FMPPE1)

Base 0x400F.E000 Offset 0x404

Type R/W, reset 0xFFFF.FFFF



Bit/Field Name Type Reset Description

31:0 PROG_ENABLE R/W 0xFFFFFFF Flash Programming Enable

Value Description

Register 23: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 2 (FMPPE2)

Base 0x400F.E000 Offset 0x408

Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description

31:0 PROG_ENABLE R/W 0xFFFFFFF Flash Programming Enable

Value Description

Register 24: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 3 (FMPPE3)

Base 0x400F.E000 Offset 0x40C

Type R/W, reset 0xFFFF.FFFF



Bit/Field Name Type Reset Description

31:0 PROG_ENABLE R/W 0xFFFFFFF Flash Programming Enable

Value Description

8 Micro Direct Memory Access (µDMA)


The LM3S9B95 microcontroller includes a Direct Memory Access (DMA) controller, known as micro-DMA (μ DMA). The μ DMA controller provides a way to offload data transfer tasks from the Cortex-M3 processor, allowing for more efficient use of the processor and the expanded available bus bandwidth. The μ DMA controller can perform transfers between memory and peripherals. It has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory as the peripheral is ready to transfer more data. The μ DMA controller provides the following features:.

- ARM PrimeCell® 32-channel configurable µDMA controller
- Support for multiple transfer modes
 - Memory-to-memory, memory-to-peripheral, peripheral-to-memory
 - Basic for simple transfer scenarios
 - Ping-pong for continuous data flow
 - Scatter-gather for a programmable list of arbitrary transfers initiated from a single request
- Highly flexible and configurable channel operation
 - Independently configured and operated channels
 - Dedicated channels for supported on-chip modules USB, UART, Ethernet, GP Timer, ADC, EPI, SSI, I²S
 - Alternate channel assignments
 - One channel each for receive and transmit path for bidirectional modules
 - Dedicated channel for software-initiated transfers
 - Per-channel configurable bus arbitration scheme
 - Optional software-initiated requests for any channel
- Two levels of priority
- Design optimizations for improved bus access performance between µDMA controller and the processor core
 - µDMA controller access is subordinate to core access
 - RAM striping
 - Peripheral bus segmentation
- Data sizes of 8, 16, and 32 bits
- Transfer size is programmable in binary steps from 1 to 1024
- Source and destination address increment size of byte, half-word, word, or no increment

- Maskable device requests
- Interrupt on transfer completion, with a separate interrupt per channel

8.1 Block Diagram

Figure 8-1. µDMA Block Diagram



8.2 Functional Description

The μ DMA controller is a flexible and highly configurable DMA controller designed to work efficiently with the microcontroller's Cortex-M3 processor core. It supports multiple data sizes and address increment schemes, multiple levels of priority among DMA channels, and several transfer modes to allow for sophisticated programmed data transfers. The DMA controller's usage of the bus is always subordinate to the processor core, and so it never holds up a bus transaction by the processor. Because the μ DMA controller is only using otherwise-idle bus cycles, the data transfer bandwidth it provides is essentially free, with no impact on the rest of the system. The bus architecture has been optimized to greatly reduce contention between the processor core and the μ DMA controller, thus improving performance. The optimizations include RAM striping and peripheral bus segmentation, which in many cases allows both the processor core and the μ DMA controller to access the bus and perform simultaneous data transfers.

Each peripheral function that is supported has a dedicated channel on the μDMA controller that can be configured independently. The μDMA controller implements a unique configuration method using channel control structures that are maintained in system memory by the processor. While simple transfer modes are supported, it is also possible to build up sophisticated "task" lists in memory that allow the μDMA controller to perform arbitrary-sized transfers to and from arbitrary locations as part of a single transfer request. The μDMA controller also supports the use of ping-pong buffering to accommodate constant streaming of data to or from a peripheral.

Each channel also has a configurable arbitration size. The arbitration size is the number of items that are transferred in a burst before the μ DMA controller rearbitrates for channel priority. Using the

arbitration size, it is possible to control exactly how many items are transferred to or from a peripheral each time it makes a DMA service request.

8.2.1 Channel Assignments

μDMA channels 0-31 are assigned to peripherals according to the following table. The **DMA Channel Alternate Select (DMACHALT)** register (see page 280) can be used to specify the alternate assignment.

Note: Channels noted in the table as "Available for software" may be assigned to peripherals in the future. However, they are currently available for software use. Channel 30 is dedicated for software use.

Table 8-1. DMA Channel Assignments

DMA Channel	Peripheral Assigned	Alternate Assignment
0	USB Endpoint 1 Receive	UART2 Receive
1	USB Endpoint 1 Transmit	UART2 Transmit
2	USB Endpoint 2 Receive	General-Purpose Timer 3A
3	USB Endpoint 2 Transmit	General-Purpose Timer 3B
4	USB Endpoint 3 Receive	General-Purpose Timer 2A
5	USB Endpoint 3 Transmit	General-Purpose Timer 2B
6	Ethernet Receive	General-Purpose Timer 2A
7	Ethernet Transmit	General-Purpose Timer 2B
8	UART0 Receive	SSI1 Receive
9	UART0 Transmit	SSI1 Transmit
10	SSI0 Receive	UART1 Receive
11	SSI0 Transmit	UART1 Transmit
12	Available for software	UART2 Receive
13	Available for software	UART2 Transmit
14	ADC0 Sample Sequencer 0	General-Purpose Timer 2A
15	ADC0 Sample Sequencer 1	General-Purpose Timer 2B
16	ADC0 Sample Sequencer 2	Available for software
17	ADC0 Sample Sequencer 3	Available for software
18	General-Purpose Timer 0A	General-Purpose Timer 1A
19	General-Purpose Timer 0B	General-Purpose Timer 1B
20	General-Purpose Timer 1A	EPI0 Receive
21	General-Purpose Timer 1B	EPI0 Transmit
22	UART1 Receive	Available for software
23	UART1 Transmit	Available for software
24	SSI1 Receive	ADC1 Sample Sequencer 0
25	SSI1 Transmit	ADC1 Sample Sequencer 1
26	Available for software	ADC1 Sample Sequencer 2
27	Available for software	ADC1 Sample Sequencer 3
28	I ² S0 Receive	Available for software
29	I ² S0 Transmit	Available for software
30	Dedicated for software use	
31	Reserved	

8.2.2 Priority

The µDMA controller assigns priority to each channel based on the channel number and the priority level bit for the channel. Channel number 0 has the highest priority and as the channel number increases, the priority of a channel decreases. Each channel has a priority level bit to provide two levels of priority: default priority and high priority. If the priority level bit is set, then that channel has higher priority than all other channels at default priority. If multiple channels are set for high priority, then the channel number is used to determine relative priority among all the high priority channels.

The priority bit for a channel can be set using the **DMA Channel Priority Set (DMAPRIOSET)** register and cleared with the **DMA Channel Priority Clear (DMAPRIOCLR)** register.

8.2.3 Arbitration Size

When a μ DMA channel requests a transfer, the μ DMA controller arbitrates among all the channels making a request and services the DMA channel with the highest priority. Once a transfer begins, it continues for a selectable number of transfers before rearbitrating among the requesting channels again. The arbitration size can be configured for each channel, ranging from 1 to 1024 item transfers. After the μ DMA controller transfers the number of items specified by the arbitration size, it then checks among all the channels making a request and services the channel with the highest priority.

If a lower priority DMA channel uses a large arbitration size, the latency for higher priority channels is increased because the μ DMA controller completes the lower priority burst before checking for higher priority requests. Therefore, lower priority channels should not use a large arbitration size for best response on high priority channels.

The arbitration size can also be thought of as a burst size. It is the maximum number of items that are transferred at any one time in a burst. Here, the term arbitration refers to determination of DMA channel priority, not arbitration for the bus. When the μ DMA controller arbitrates for the bus, the processor always takes priority. Furthermore, the μ DMA controller is held off whenever the processor must perform a bus transaction on the same bus, even in the middle of a burst transfer.

8.2.4 Request Types

The μ DMA controller responds to two types of requests from a peripheral: single or burst. Each peripheral may support either or both types of requests. A single request means that the peripheral is ready to transfer one item, while a burst request means that the peripheral is ready to transfer multiple items.

The μ DMA controller responds differently depending on whether the peripheral is making a single request or a burst request. If both are asserted, and the μ DMA channel has been set up for a burst transfer, then the burst request takes precedence. See Table 8-2, which shows how each peripheral supports the two request types.

Table 8-2. Request Type Support

Peripheral	Single Request Signal	Burst Request Signal
USB TX	None	FIFO TXRDY
USB RX	None	FIFO RXRDY
Ethernet TX	TX FIFO empty	None
Ethernet RX	RX packet received	None
UART TX	TX FIFO Not Full	TX FIFO Level (configurable)
UART RX	RX FIFO Not Empty	RX FIFO Level (configurable)
SSI TX	TX FIFO Not Full	TX FIFO Level (fixed at 4)

Peripheral	Single Request Signal	Burst Request Signal
SSI RX	RX FIFO Not Empty	RX FIFO Level (fixed at 4)
ADC	None	Sequencer IE bit
General-Purpose Timer	Raw interrupt pulse	None
I ² S TX	None	FIFO service request
I ² S RX	None	FIFO service request
EPI TX	None	TX FIFO not full
EPI RX	None	RX FIFO not empty

8.2.4.1 Single Request

When a single request is detected, and not a burst request, the µDMA controller transfers one item and then stops to wait for another request.

8.2.4.2 Burst Request

When a burst request is detected, the μ DMA controller transfers the number of items that is the lesser of the arbitration size or the number of items remaining in the transfer. Therefore, the arbitration size should be the same as the number of data items that the peripheral can accommodate when making a burst request. For example, the UART generates a burst request based on the FIFO trigger level. In this case, the arbitration size should be set to the amount of data that the FIFO can transfer when the trigger level is reached.

It may be desirable to use only burst transfers and not allow single transfers. For example, perhaps the nature of the data is such that it only makes sense when transferred together as a single unit rather than one piece at a time. The single request can be disabled by using the **DMA Channel Useburst Set (DMAUSEBURSTSET)** register. By setting the bit for a channel in this register, the μDMA controller only responds to burst requests for that channel.

8.2.5 Channel Configuration

The μ DMA controller uses an area of system memory to store a set of channel control structures in a table. The control table may have one or two entries for each DMA channel. Each entry in the table structure contains source and destination pointers, transfer size, and transfer mode. The control table can be located anywhere in system memory, but it must be contiguous and aligned on a 1024-byte boundary.

Table 8-3 on page 231 shows the layout in memory of the channel control table. Each channel may have one or two control structures in the control table: a primary control structure and an optional alternate control structure. The table is organized so that all of the primary entries are in the first half of the table, and all the alternate structures are in the second half of the table. The primary entry is used for simple transfer modes where transfers can be reconfigured and restarted after each transfer is complete. In this case, the alternate control structures are not used and therefore only the first half of the table must be allocated in memory; the second half of the control table is not necessary, and that memory can be used for something else. If a more complex transfer mode is used such as ping-pong or scatter-gather, then the alternate control structure is also used and memory space should be allocated for the entire table.

Any unused memory in the control table may be used by the application. This includes the control structures for any channels that are unused by the application as well as the unused control word for each channel.

Table 8-3. Control Structure Memory Map

Offset	Channel
0x0	0, Primary
0x10	1, Primary
0x1F0	31, Primary
0x200	0, Alternate
0x210	1, Alternate
0x3F0	31, Alternate

Table 8-4 shows an individual control structure entry in the control table. Each entry has a source and destination end pointer. These pointers point to the ending address of the transfer and are inclusive. If the source or destination is non-incrementing (as for a peripheral register), then the pointer should point to the transfer address.

Table 8-4. Channel Control Structure

Offset	Description
0x000	Source End Pointer
0x004	Destination End Pointer
0x008	Control Word
0x00C	Unused

The remaining part of the control structure is the control word. The control word contains the following fields:

- Source and destination data sizes
- Source and destination address increment size
- Number of transfers before bus arbitration
- Total number of items to transfer
- Useburst flag
- Transfer mode

The control word and each field are described in detail in " μ DMA Channel Control Structure" on page 248. The μ DMA controller updates the transfer size and transfer mode fields as the transfer is performed. At the end of a transfer, the transfer size indicates 0, and the transfer mode will indicate "stopped." Because the control word is modified by the μ DMA controller, it must be reconfigured before each new transfer. The source and destination end pointers are not modified, so they can be left unchanged if the source or destination addresses remain the same.

Prior to starting a transfer, a µDMA channel must be enabled by setting the appropriate bit in the **DMA Channel Enable Set (DMAENASET)** register. A channel can be disabled by setting the channel bit in the **DMA Channel Enable Clear (DMAENACLR)** register. At the end of a complete DMA transfer, the controller automatically disables the channel.

8.2.6 Transfer Modes

The µDMA controller supports several transfer modes. Two of the modes support simple one-time transfers. Several complex modes support a continuous flow of data.

8.2.6.1 Stop Mode

While Stop is not actually a transfer mode, it is a valid value for the mode field of the control word. When the mode field has this value, the μDMA controller does not perform any transfers and disables the channel if it is enabled. At the end of a transfer, the μDMA controller updates the control word to set the mode to Stop.

8.2.6.2 **Basic Mode**

In Basic mode, the µDMA controller performs transfers as long as there are more items to transfer, and a transfer request is present. This mode is used with peripherals that assert a DMA request signal whenever the peripheral is ready for a data transfer. Basic mode should not be used in any situation where the request is momentary even though the entire transfer should be completed. For example, a software-initiated transfer creates a momentary request, and in Basic mode, only one item is transferred on a software request.

When all of the items have been transferred using Basic mode, the µDMA controller sets the mode for that channel to Stop.

8.2.6.3 Auto Mode

Auto mode is similar to Basic mode, except that once a transfer request is received, the transfer runs to completion, even if the DMA request is removed. This mode is suitable for software-triggered transfers. Generally, Auto mode is not used with a peripheral.

When all the items have been transferred using Auto mode, the μDMA controller sets the mode for that channel to Stop.

8.2.6.4 **Ping-Pong**

Ping-Pong mode is used to support a continuous data flow to or from a peripheral. To use Ping-Pong mode, both the primary and alternate data structures must be implemented. Both structures are set up by the processor for data transfer between memory and a peripheral. The transfer is started using the primary control structure. When the transfer using the primary control structure is complete, the µDMA controller reads the alternate control structure for that channel to continue the transfer. Each time this happens, an interrupt is generated, and the processor can reload the control structure for the just-completed transfer. Data flow can continue indefinitely this way, using the primary and alternate control structures to switch back and forth between buffers as the data flows to or from the peripheral.

Refer to Figure 8-2 for an example showing operation in Ping-Pong mode.




Figure 8-2. Example of Ping-Pong DMA Transaction

8.2.6.5 Memory Scatter-Gather

Memory Scatter-Gather mode is a complex mode used when data must be transferred to or from varied locations in memory instead of a set of contiguous locations in a memory buffer. For example, a gather DMA operation could be used to selectively read the payload of several stored packets of a communication protocol and store them together in sequence in a memory buffer.

In Memory Scatter-Gather mode, the primary control structure is used to program the alternate control structure from a table in memory. The table is set up by the processor software and contains a list of control structures, each containing the source and destination end pointers, and the control word for a specific transfer. The mode of each control word must be set to Scatter-Gather mode. Each entry in the table is copied in turn to the alternate structure where it is then executed. The μ DMA controller alternates between using the primary control structure to copy the next transfer instruction from the list and then executing the new transfer instruction. The end of the list is marked by programming the control word for the last entry to use Basic transfer mode. Once the last transfer is performed using Basic mode, the μ DMA controller stops. A completion interrupt is generated only after the last transfer. It is possible to loop the list by having the last entry copy the primary control structure to point back to the beginning of the list (or to a new list). It is also possible to trigger a set of other channels to perform a transfer, either directly, by programming a write to the software trigger for another channel, or indirectly, by causing a peripheral action that results in a μ DMA request.

By programming the μ DMA controller using this method, a set of arbitrary transfers can be performed based on a single DMA request.

Refer to Figure 8-3 on page 235 and Figure 8-4 on page 236, which show an example of operation in Memory Scatter-Gather mode. This example shows a *gather* operation, where data in three separate buffers in memory is copied together into one buffer. Figure 8-3 on page 235 shows how the application sets up a μ DMA task list in memory that is used by the controller to perform three sets of copy operations from different locations in memory. The primary control structure for the channel that is used for the operation is configured to copy from the task list to the alternate control structure.

Figure 8-4 on page 236 shows the sequence as the μDMA controller performs the three sets of copy operations. First, using the primary control structure, the μDMA controller loads the alternate control structure with task A. It then performs the copy operation specified by task A, copying the data from the source buffer A to the destination buffer. Next, the μDMA controller again uses the primary control structure to load task B into the alternate control structure, and then performs the B operation with the alternate control structure. The process is repeated for task C.





Figure 8-3. Memory Scatter-Gather, Setup and Configuration

NOTES:


- 1. Application has a need to copy data items from three separate location in memory into one combined buffer.
- 2. Application sets up uDMA "task list" in memory, which contains the pointers and control configuration for three uDMA copy "tasks."
- 3. Application sets up the channel primary control structure to copy each task configuration, one at a time, to the alternate control structure, where it will be executed by the uDMA controller.

Figure 8-4. Memory Scatter-Gather, µDMA Copy Sequence




Using the channel's primary control structure, the μ DMA controller copies task A configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer A to the destination buffer.



Using the channel's primary control structure, the μ DMA controller copies task B configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer B to the destination buffer.



Using the channel's primary control structure, the μ DMA controller copies task C configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the μDMA controller copies data from the source buffer C to the destination buffer.

8.2.6.6 Peripheral Scatter-Gather

Peripheral Scatter-Gather mode is very similar to Memory Scatter-Gather, except that the transfers are controlled by a peripheral making a DMA request. Upon detecting a DMA request from the peripheral, the μ DMA controller uses the primary control structure to copy one entry from the list to the alternate control structure and then performs the transfer. At the end of this transfer, the next transfer is started only if the peripheral again asserts a DMA request. The μ DMA controller continues to perform transfers from the list only when the peripheral is making a request, until the last transfer is complete. A completion interrupt is generated only after the last transfer.

By using this method, the μ DMA controller can transfer data to or from a peripheral from a set of arbitrary locations whenever the peripheral is ready to transfer data.

Refer to Figure 8-5 on page 238 and Figure 8-6 on page 239, which show an example of operation in Peripheral Scatter-Gather mode. This example shows a gather operation, where data from three separate buffers in memory is copied to a single peripheral data register. Figure 8-5 on page 238 shows how the application sets up a μ DMA task list in memory that is used by the controller to perform three sets of copy operations from different locations in memory. The primary control structure for the channel that is used for the operation is configured to copy from the task list to the alternate control structure.

Figure 8-6 on page 239 shows the sequence as the μ DMA controller performs the three sets of copy operations. First, using the primary control structure, the μ DMA controller loads the alternate control structure with task A. It then performs the copy operation specified by task A, copying the data from the source buffer A to the peripheral data register. Next, the μ DMA controller again uses the primary control structure to load task B into the alternate control structure, and then performs the B operation with the alternate control structure. The process is repeated for task C.





Figure 8-5. Peripheral Scatter-Gather, Setup and Configuration

NOTES:


- 1. Application has a need to copy data items from three separate location in memory into a peripheral data register.
- 2. Application sets up µDMA "task list" in memory, which contains the pointers and control configuration for three uDMA copy "tasks."
- 3. Application sets up the channel primary control structure to copy each task configuration, one at a time, to the alternate control structure, where it will be executed by the µDMA controller.

Figure 8-6. Peripheral Scatter-Gather, µDMA Copy Sequence




Using the channel's primary control structure, the μDMA controller copies task A configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the µDMA controller copies data from the source buffer A to the peripheral data register.



Using the channel's primary control structure, the μDMA controller copies task B configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the µDMA controller copies data from the source buffer B to the peripheral data register.



Using the channel's primary control structure, the μDMA controller copies task C configuration to the channel's alternate control structure.

Then, using the channel's alternate control structure, the µDMA controller copies data from the source buffer C to the peripheral data register.

8.2.7 Transfer Size and Increment

The µDMA controller supports transfer data sizes of 8, 16, or 32 bits. The source and destination data size must be the same for any given transfer. The source and destination address can be auto-incremented by bytes, half-words, or words, or can be set to no increment. The source and destination address increment values can be set independently, and it is not necessary for the address increment to match the data size as long as the increment is the same or larger than the data size. For example, it is possible to perform a transfer using 8-bit data size, but using an address increment of full words (4 bytes). The data to be transferred must be aligned in memory according to the data size (8, 16, or 32 bits).

Table 8-5 shows the configuration to read from a peripheral that supplies 8-bit data.

Table 8-5. µDMA	Read Example:	8-Bit Peripheral
-----------------	---------------	------------------

Field	Configuration
Source data size	8 bits
Destination data size	8 bits
Source address increment	No increment
Destination address increment	Byte
Source end pointer	Peripheral read FIFO register
Destination end pointer	End of the data buffer in memory

8.2.8 Peripheral Interface

Each peripheral that supports μ DMA has a DMA single request and/or burst request signal that is asserted when the device is ready to transfer data (see Table 8-2 on page 229). The request signal can be disabled or enabled using the **DMA Channel Request Mask Set (DMAREQMASKSET)** and **DMA Channel Request Mask Clear (DMAREQMASKCLR)** registers. The DMA request signal is disabled, or masked, when the channel request mask bit is set. When the request is not masked, the DMA channel is configured correctly and enabled, and the peripheral asserts the DMA request signal, the μ DMA controller begins the transfer.

When a DMA transfer is complete, the μ DMA controller asserts a DMA Done signal, which is routed through the interrupt vector of the peripheral. Therefore, if DMA is used to transfer data for a peripheral and interrupts are used, then the interrupt handler for that peripheral must be designed to handle the μ DMA transfer completion interrupt. When DMA is enabled for a peripheral, the μ DMA controller masks the normal interrupts for a peripheral. Thus, when a large amount of data is transferred using DMA, instead of receiving multiple interrupts from the peripheral as data flows, the processor receives only one interrupt when the transfer is complete.

The interrupt request from the µDMA controller is automatically cleared when the interrupt handler is activated.

8.2.9 Software Request

One µDMA channel is dedicated to software-initiated transfers. This channel also has a dedicated interrupt to signal completion of a DMA transfer. A transfer is initiated by software by first configuring and enabling the transfer, and then issuing a software request using the **DMA Channel Software Request (DMASWREQ)** register. For software-based transfers, the Auto transfer mode should be used.

It is possible to initiate a transfer on any channel using the **DMASWREQ** register. If a request is initiated by software using a peripheral DMA channel, then the completion interrupt occurs on the

interrupt vector for the peripheral instead of the software interrupt vector. Any channel may be used for software requests as long as the corresponding peripheral is not using µDMA for data transfer.

8.2.10 Interrupts and Errors

When a μ DMA channel generates an interrupt, the interrupt status is latched in the **DMA Channel Interrupt Status (DMACHIS)** register (see page 281). This register can be used by the peripheral interrupt handler code to determine if the interrupt was caused by the μ DMA channel or something else.

When a DMA transfer is complete, the μ DMA controller generates a completion interrupt on the interrupt vector of the peripheral. If the transfer uses the software DMA channel, then the completion interrupt occurs on the dedicated software DMA interrupt vector.

If the μ DMA controller encounters a bus or memory protection error as it attempts to perform a data transfer, it disables the DMA channel that caused the error and generates an interrupt on the μ DMA Error interrupt vector. The processor can read the **DMA Bus Error Clear (DMAERRCLR)** register to determine if an error is pending. The ERRCLR bit is set if an error occurred. The error can be cleared by writing a 1 to the ERRCLR bit.

If the peripheral generates an error that causes an interrupt, the interrupt is generated on the interrupt vector for that peripheral. This is the same whether or not µDMA is being used with the peripheral.

Table 8-6 shows the dedicated interrupt assignments for the µDMA controller.

Table 8-6. µDMA Interrupt Assignments

Interrupt	Assignment
46	μDMA Software Channel Transfer
47	μDMA Error

8.3 Initialization and Configuration

8.3.1 Module Initialization

Before the μ DMA controller can be used, it must be enabled in the System Control block and in the peripheral. The location of the channel control structure must also be programmed.

The following steps should be performed one time during system initialization:

- 1. The μDMA peripheral must be enabled in the System Control block. To do this, set the UDMA bit of the System Control **RCGC2** register (page 179).
- 2. Enable the μDMA controller by setting the MASTEREN bit of the **DMA Configuration (DMACFG)** register.
- Program the location of the channel control table by writing the base address of the table to the DMA Channel Control Base Pointer (DMACTLBASE) register. The base address must be aligned on a 1024-byte boundary.

8.3.2 Configuring a Memory-to-Memory Transfer

μDMA channel 30 is dedicated for software-initiated transfers. However, any channel can be used for software-initiated, memory-to-memory transfer if the associated peripheral is not being used.

8.3.2.1 Configure the Channel Attributes

First, configure the channel attributes:

- 1. Program bit 30 of the DMA Channel Priority Set (DMAPRIOSET) or DMA Channel Priority Clear (DMAPRIOCLR) registers to set the channel to High priority or Default priority.
- 2. Set bit 30 of the **DMA Channel Primary Alternate Clear (DMAALTCLR)** register to select the primary channel control structure for this transfer.
- 3. Set bit 30 of the **DMA Channel Useburst Clear (DMAUSEBURSTCLR)** register to allow the µDMA controller to respond to single and burst requests.
- 4. Set bit 30 of the **DMA Channel Request Mask Clear (DMAREQMASKCLR)** register to allow the μDMA controller to recognize requests for this channel.

8.3.2.2 Configure the Channel Control Structure

Now the channel control structure must be configured.

This example transfers 256 words from one memory buffer to another. Channel 30 is used for a software transfer, and the control structure for channel 30 is at offset 0x1E0 of the channel control table. The channel control structure for channel 30 is located at the offsets shown in Table 8-7.

Table 8-7. Channel Control Structure Offsets for Channel 30

Offset	Description
Control Table Base + 0x1E0	Channel 30 Source End Pointer
Control Table Base + 0x1E4	Channel 30 Destination End Pointer
Control Table Base + 0x1E8	Channel 30 Control Word

Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive).

- Program the source end pointer at offset 0x1E0 to the address of the source buffer + 0x3FC.
- Program the destination end pointer at offset 0x1E4 to the address of the destination buffer + 0x3FC.

The control word at offset 0x1E8 must be programmed according to Table 8-8.

Table 8-8. Channel Control Word Configuration for Memory Transfer Example

Field in DMACHCTL	Bits	Value	Description
DSTINC	31:30	2	32-bit destination address increment
DSTSIZE	29:28	2	32-bit destination data size
SRCINC	27:26	2	32-bit source address increment
SRCSIZE	25:24	2	32-bit source data size
reserved	23:18	0	Reserved
ARBSIZE	17:14	3	Arbitrates after 8 transfers
XFERSIZE	13:4	255	Transfer 256 items
NXTUSEBURST	3	0	N/A for this transfer type
XFERMODE	2:0	2	Use Auto-request transfer mode

8.3.2.3 Start the Transfer

Now the channel is configured and is ready to start.

- Enable the channel by setting bit 30 of the DMA Channel Enable Set (DMAENASET) register.
- Issue a transfer request by setting bit 30 of the DMA Channel Software Request (DMASWREQ) register.

The DMA transfer begins. If the interrupt is enabled, then the processor is notified by interrupt when the transfer is complete. If needed, the status can be checked by reading bit 30 of the **DMAENASET** register. This bit is automatically cleared when the transfer is complete. The status can also be checked by reading the XFERMODE field of the channel control word at offset 0x1E8. This field is automatically cleared at the end of the transfer.

8.3.3 Configuring a Peripheral for Simple Transmit

This example configures the μ DMA controller to transmit a buffer of data to a peripheral. The peripheral has a transmit FIFO with a trigger level of 4. The example peripheral uses μ DMA channel 7.

8.3.3.1 Configure the Channel Attributes

First, configure the channel attributes:

- Configure bit 7 of the DMA Channel Priority Set (DMAPRIOSET) or DMA Channel Priority Clear (DMAPRIOCLR) registers to set the channel to High priority or Default priority.
- Set bit 7 of the DMA Channel Primary Alternate Clear (DMAALTCLR) register to select the primary channel control structure for this transfer.
- 3. Set bit 7 of the **DMA Channel Useburst Clear (DMAUSEBURSTCLR)** register to allow the μDMA controller to respond to single and burst requests.
- 4. Set bit 7 of the **DMA Channel Request Mask Clear (DMAREQMASKCLR)** register to allow the μDMA controller to recognize requests for this channel.

8.3.3.2 Configure the Channel Control Structure

This example transfers 64 bytes from a memory buffer to the peripheral's transmit FIFO register using μ DMA channel 7. The control structure for channel 7 is at offset 0x070 of the channel control table. The channel control structure for channel 7 is located at the offsets shown in Table 8-9.

Table 8-9. Channel Control Structure Offsets for Channel 7

Offset	Description
Control Table Base + 0x070	Channel 7 Source End Pointer
Control Table Base + 0x074	Channel 7 Destination End Pointer
Control Table Base + 0x078	Channel 7 Control Word

Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive). Because the peripheral pointer does not change, it simply points to the peripheral's data register.

1. Program the source end pointer at offset 0x070 to the address of the source buffer + 0x3F.

2. Program the destination end pointer at offset 0x074 to the address of the peripheral's transmit FIFO register.

The control word at offset 0x078 must be programmed according to Table 8-10.

Table 8-10. Channel Control Word Configuration for Peripheral Transmit Example

Field in DMACHCTL	Bits	Value	Description
DSTINC	31:30	3	Destination address does not increment
DSTSIZE	29:28	0	8-bit destination data size
SRCINC	27:26	0	8-bit source address increment
SRCSIZE	25:24	0	8-bit source data size
reserved	23:18	0	Reserved
ARBSIZE	17:14	2	Arbitrates after 4 transfers
XFERSIZE	13:4	63	Transfer 64 items
NXTUSEBURST	3	0	N/A for this transfer type
XFERMODE	2:0	1	Use Basic transfer mode

Note: In this example, it is not important if the peripheral makes a single request or a burst request. Because the peripheral has a FIFO that triggers at a level of 4, the arbitration size is set to 4. If the peripheral does make a burst request, then 4 bytes are transferred, which is what the FIFO can accommodate. If the peripheral makes a single request (if there is any space in the FIFO), then one byte is transferred at a time. If it is important to the application that transfers only be made in bursts, then the Channel Useburst SET[7] bit should be set in the DMA Channel Useburst Set (DMAUSEBURSTSET) register.

8.3.3.3 Start the Transfer

Now the channel is configured and is ready to start.

1. Enable the channel by setting bit 7 of the DMA Channel Enable Set (DMAENASET) register.

The μ DMA controller is now configured for transfer on channel 7. The controller makes transfers to the peripheral whenever the peripheral asserts a DMA request. The transfers continue until the entire buffer of 64 bytes has been transferred. When that happens, the μ DMA controller disables the channel and sets the XFERMODE field of the channel control word to 0 (Stopped). The status of the transfer can be checked by reading bit 7 of the **DMA Channel Enable Set (DMAENASET)** register. This bit is automatically cleared when the transfer is complete. The status can also be checked by reading the XFERMODE field of the channel control word at offset 0x078. This field is automatically cleared at the end of the transfer.

If peripheral interrupts are enabled, then the peripheral interrupt handler receives an interrupt when the entire transfer is complete.

8.3.4 Configuring a Peripheral for Ping-Pong Receive

This example configures the μ DMA controller to continuously receive 8-bit data from a peripheral into a pair of 64-byte buffers. The peripheral has a receive FIFO with a trigger level of 8. The example peripheral uses μ DMA channel 8.

8.3.4.1 Configure the Channel Attributes

First, configure the channel attributes:

- Configure bit 8 of the DMA Channel Priority Set (DMAPRIOSET) or DMA Channel Priority Clear (DMAPRIOCLR) registers to set the channel to High priority or Default priority.
- 2. Set bit 8 of the **DMA Channel Primary Alternate Clear (DMAALTCLR)** register to select the primary channel control structure for this transfer.
- 3. Set bit 8 of the **DMA Channel Useburst Clear (DMAUSEBURSTCLR)** register to allow the µDMA controller to respond to single and burst requests.
- 4. Set bit 8 of the DMA Channel Request Mask Clear (DMAREQMASKCLR) register to allow the μDMA controller to recognize requests for this channel.

8.3.4.2 Configure the Channel Control Structure

This example transfers bytes from the peripheral's receive FIFO register into two memory buffers of 64 bytes each. As data is received, when one buffer is full, the μ DMA controller switches to use the other.

To use Ping-Pong buffering, both primary and alternate channel control structures must be used. The primary control structure for channel 8 is at offset 0x080 of the channel control table, and the alternate channel control structure is at offset 0x280. The channel control structures for channel 8 are located at the offsets shown in Table 8-11.

Table 8-11. Primary and Alternate Channel Control Structure Offsets for Channel 8

Offset	Description
Control Table Base + 0x080	Channel 8 Primary Source End Pointer
Control Table Base + 0x084	Channel 8 Primary Destination End Pointer
Control Table Base + 0x088	Channel 8 Primary Control Word
Control Table Base + 0x280	Channel 8 Alternate Source End Pointer
Control Table Base + 0x284	Channel 8 Alternate Destination End Pointer
Control Table Base + 0x288	Channel 8 Alternate Control Word

Configure the Source and Destination

The source and destination end pointers must be set to the last address for the transfer (inclusive). Because the peripheral pointer does not change, it simply points to the peripheral's data register. Both the primary and alternate sets of pointers must be configured.

- 1. Program the primary source end pointer at offset 0x080 to the address of the peripheral's receive buffer.
- 2. Program the primary destination end pointer at offset 0x084 to the address of ping-pong buffer A + 0x3F.
- 3. Program the alternate source end pointer at offset 0x280 to the address of the peripheral's receive buffer.
- Program the alternate destination end pointer at offset 0x284 to the address of ping-pong buffer B + 0x3F.

The primary control word at offset 0x088 and the alternate control word at offset 0x288 must be programmed according to Table 8-10 on page 244. Both control words are initially programmed the same way.

- 1. Program the primary channel control word at offset 0x088 according to Table 8-12.
- 2. Program the alternate channel control word at offset 0x288 according to Table 8-12.

Table 8-12. Channel Control Word Configuration for Peripheral Ping-Pong Receive Example

Field in DMACHCTL	Bits	Value	Description	
DSTINC	31:30	0	8-bit destination address increment	
DSTSIZE	29:28	0	8-bit destination data size	
SRCINC	27:26	3	Source address does not increment	
SRCSIZE	25:24	0	8-bit source data size	
reserved	23:18	0	Reserved	
ARBSIZE	17:14	3	Arbitrates after 8 transfers	
XFERSIZE	13:4	63	Transfer 64 items	
NXTUSEBURST	3	0	N/A for this transfer type	
XFERMODE	2:0	3	Use Ping-Pong transfer mode	

Note: In this example, it is not important if the peripheral makes a single request or a burst request. Because the peripheral has a FIFO that triggers at a level of 8, the arbitration size is set to 8. If the peripheral does make a burst request, then 8 bytes are transferred, which is what the FIFO can accommodate. If the peripheral makes a single request (if there is any data in the FIFO), then one byte is transferred at a time. If it is important to the application that transfers only be made in bursts, then the Channel Useburst SET[8] bit should be set in the DMA Channel Useburst Set (DMAUSEBURSTSET) register.

8.3.4.3 Configure the Peripheral Interrupt

An interrupt handler should be configured when using μ DMA Ping-Pong mode, it is best to use an interrupt handler. However, the Ping-Pong mode can be configured without interrupts by polling. The interrupt handler is triggered after each buffer is complete.

1. Configure and enable an interrupt handler for the peripheral.

8.3.4.4 Enable the µDMA Channel

Now the channel is configured and is ready to start.

1. Enable the channel by setting bit 8 of the **DMA Channel Enable Set (DMAENASET)** register.

8.3.4.5 Process Interrupts

The μ DMA controller is now configured and enabled for transfer on channel 8. When the peripheral asserts the DMA request signal, the μ DMA controller makes transfers into buffer A using the primary channel control structure. When the primary transfer to buffer A is complete, it switches to the alternate channel control structure and makes transfers into buffer B. At the same time, the primary channel control word mode field is configured to indicate Stopped, and an interrupt is

When an interrupt is triggered, the interrupt handler must determine which buffer is complete and process the data or set a flag that the data must be processed by non-interrupt buffer processing code. Then the next buffer transfer must be set up.

In the interrupt handler:

1. Read the primary channel control word at offset 0x088 and check the XFERMODE field. If the field is 0, this means buffer A is complete. If buffer A is complete, then:

- a. Process the newly received data in buffer A or signal the buffer processing code that buffer A has data available.
- b. Reprogram the primary channel control word at offset 0x88 according to Table 8-12 on page 246.
- 2. Read the alternate channel control word at offset 0x288 and check the XFERMODE field. If the field is 0, this means buffer B is complete. If buffer B is complete, then:
 - a. Process the newly received data in buffer B or signal the buffer processing code that buffer B has data available.
 - b. Reprogram the alternate channel control word at offset 0x288 according to Table 8-12 on page 246.

8.3.5 Configuring Alternate Channels

Alternate peripherals can be assigned to each μDMA channel using the **DMACHALT** register. Each bit represents a μDMA channel. If the bit is set, then the alternate peripheral is used for the channel.

Refer to Table 8-1 on page 228 for alternate channel assignments.

For example, to use SSI1 Receive on channel 8 instead of UART0, set bit 8 of the **DMACHALT** register to 1.

8.4 Register Map

Table 8-13 on page 247 lists the μ DMA channel control structures and registers. The channel control structure shows the layout of one entry in the channel control table. The channel control table is located in system memory, and the location is determined by the application, that is, the base address is n/a (not applicable). In the table below, the offset for the channel control structures is the offset from the entry in the channel control table. See "Channel Configuration" on page 230 and Table 8-3 on page 231 for a description of how the entries in the channel control table are located in memory. The μ DMA register addresses are given as a hexadecimal increment, relative to the μ DMA base address of 0x400F.F000. Note that the μ DMA module clock must be enabled before the registers can be programmed (see page 179).

Table 8-13. µDMA Register Map

Offset	Name	Туре	Reset	Description	See page
μDMA Ch	annel Control Structure				
0x000	DMASRCENDP	R/W	-	DMA Channel Source Address End Pointer	249
0x004	DMADSTENDP	R/W	-	DMA Channel Destination Address End Pointer	250
0x008	DMACHCTL	R/W	-	DMA Channel Control Word	251
μDMA Re	μDMA Registers				
0x000	DMASTAT	RO	0x001F.0000	DMA Status	256
0x004	DMACFG	WO	-	DMA Configuration	258
0x008	DMACTLBASE	R/W	0x0000.0000	DMA Channel Control Base Pointer	259
0x00C	DMAALTBASE	RO	0x0000.0200	DMA Alternate Channel Control Base Pointer	260

Offset	Name	Туре	Reset	Description	See page
0x010	DMAWAITSTAT	RO	0x0000.0000	DMA Channel Wait-on-Request Status	261
0x014	DMASWREQ	WO	-	DMA Channel Software Request	262
0x018	DMAUSEBURSTSET	R/W	0x0000.0000	DMA Channel Useburst Set	263
0x01C	DMAUSEBURSTCLR	WO	-	DMA Channel Useburst Clear	265
0x020	DMAREQMASKSET	R/W	0x0000.0000	DMA Channel Request Mask Set	266
0x024	DMAREQMASKCLR	WO	-	DMA Channel Request Mask Clear	268
0x028	DMAENASET	R/W	0x0000.0000	DMA Channel Enable Set	269
0x02C	DMAENACLR	WO	-	DMA Channel Enable Clear	271
0x030	DMAALTSET	R/W	0x0000.0000	DMA Channel Primary Alternate Set	272
0x034	DMAALTCLR	WO	-	DMA Channel Primary Alternate Clear	274
0x038	DMAPRIOSET	R/W	0x0000.0000	DMA Channel Priority Set	275
0x03C	DMAPRIOCLR	WO	-	DMA Channel Priority Clear	277
0x04C	DMAERRCLR	R/W	0x0000.0000	DMA Bus Error Clear	278
0x500	DMACHALT	R/W	0x0000.0000	DMA Channel Alternate Select	280
0x504	DMACHIS	R/W1C	0x0000.0000	DMA Channel Interrupt Status	281
0xFD0	DMAPeriphID4	RO	0x0000.0004	DMA Peripheral Identification 4	286
0xFE0	DMAPeriphID0	RO	0x0000.0030	DMA Peripheral Identification 0	282
0xFE4	DMAPeriphID1	RO	0x0000.00B2	DMA Peripheral Identification 1	283
0xFE8	DMAPeriphID2	RO	0x0000.000B	DMA Peripheral Identification 2	284
0xFEC	DMAPeriphID3	RO	0x0000.0000	DMA Peripheral Identification 3	285
0xFF0	DMAPCellID0	RO	0x0000.000D	DMA PrimeCell Identification 0	287
0xFF4	DMAPCellID1	RO	0x0000.00F0	DMA PrimeCell Identification 1	288
0xFF8	DMAPCellID2	RO	0x0000.0005	DMA PrimeCell Identification 2	289
0xFFC	DMAPCellID3	RO	0x0000.00B1	DMA PrimeCell Identification 3	290

8.5 µDMA Channel Control Structure

The μ DMA Channel Control Structure holds the μ DMA transfer settings for a μ DMA channel. Each channel has two control structures, which are located in a table in system memory. Refer to "Channel Configuration" on page 230 for an explanation of the Channel Control Table and the Channel Control Structure.

The channel control structure is one entry in the channel control table. Each channel has a primary and alternate structure. The primary control structures are located at offsets 0x0, 0x10, 0x20 and so on. The alternate control structures are located at offsets 0x200, 0x210, 0x220, and so on.


Register 1: DMA Channel Source Address End Pointer (DMASRCENDP), offset 0x000

DMA Channel Source Address End Pointer (DMASRCENDP) is part of the Channel Control Structure and is used to specify the source address for a µDMA transfer.

Note: The offset specified is from the base address of the control structure in system memory, not the μ DMA module base address.

DMA Channel Source Address End Pointer (DMASRCENDP)

Base n/a Offset 0x000 Type R/W, reset -



This field points to the last address of the DMA transfer source (inclusive). If the source address is not incrementing (the SRCINC field in the **DMACHCTL** register is 0x3), then this field points at the source location itself (such as a peripheral data register).


Register 2: DMA Channel Destination Address End Pointer (DMADSTENDP), offset 0x004

DMA Channel Destination Address End Pointer (DMADSTENDP) is part of the Channel Control Structure and is used to specify the destination address for a μ DMA transfer.

Note: The offset specified is from the base address of the control structure in system memory, not the µDMA module base address.

DMA Channel Destination Address End Pointer (DMADSTENDP)

Base n/a Offset 0x004 Type R/W, reset -



This field points to the last address of the DMA transfer destination (inclusive). If the destination address is not incrementing (the DSTINC field in the **DMACHCTL** register is 0x3), then this field points at the destination location itself (such as a peripheral data register).


Register 3: DMA Channel Control Word (DMACHCTL), offset 0x008

DMA Channel Control Word (DMACHCTL) is part of the Channel Control Structure and is used to specify parameters of a μ DMA transfer.

Note: The offset specified is from the base address of the control structure in system memory, not the μ DMA module base address.

DMA Channel Control Word (DMACHCTL)

Base n/a Offset 0x008 Type R/W, reset -



Bit/Field Name Type Reset Description

31:30 DSTINC R/W - Destination Address Increment

This field configures the destination address increment.

The address increment value must be equal or greater than the value of the destination size (DSTSIZE).

Value Description

0x0 Byte

Increment by 8-bit locations

0x1 Half-word

Increment by 16-bit locations

0x2 Word

Increment by 32-bit locations

0x3 No increment

Address remains set to the value of the Destination Address End Pointer (DMADSTENDP) for the channel

Bit/Field	Name	Туре	Reset	Description
29:28	DSTSIZE	R/W	-	Destination Data Size
				This field configures the destination item data size.
				Note: DSTSIZE must be the same as SRCSIZE.
				Value Description
				0x0 Byte
				8-bit data size
				0x1 Half-word
				16-bit data size
				0x2 Word
				32-bit data size
				0x3 Reserved
27:26	SRCINC	R/W	-	Source Address Increment
				This field configures the source address increment.
				The address increment value must be equal or greater than the value of the source size (SRCSIZE).
				Value Description
				0x0 Byte
				Increment by 8-bit locations
				0x1 Half-word
				Increment by 16-bit locations
				0x2 Word
				Increment by 32-bit locations
				0x3 No increment
				Address remains set to the value of the Source Address End Pointer (DMASRCENDP) for the channel
25:24	SRCSIZE	R/W	-	Source Data Size
				This field configures the source item data size.
				Note: DSTSIZE must be the same as SRCSIZE.
				Value Description
				0x0 Byte
				8-bit data size.
				0x1 Half-word
				16-bit data size.
				0x2 Word
				32-bit data size.
				0x3 Reserved

Bit/Field	Name	Туре	Reset	Description		
23:18	reserved	R/W	-	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.		
17:14	ARBSIZE	R/W	-	Arbitration Size		
				This field configures the number of transfers that can occur before the μ DMA controller re-arbitrates. The possible arbitration rate configurations represent powers of 2 and are shown below.		
				Value Description		
				0x0 1 Transfer		
				Arbitrates after each µDMA transfer		
				0x1 2 Transfers		
				0x2 4 Transfers		
				0x3 8 Transfers		
				0x4 16 Transfers		
				0x5 32 Transfers		
				0x6 64 Transfers		
				0x7 128 Transfers		
				0x8 256 Transfers		
				0x9 512 Transfers		
				0xA-0xF 1024 Transfers		
				In this configuration, no arbitration occurs during the μDMA transfer because the maximum transfer size is 1024.		
13:4	XFERSIZE	R/W	-	Transfer Size (minus 1)		
				This field configures the total number of items to transfer. The value of this field is 1 less than the number to transfer (value 0 means transfer 1 item). The maximum value for this 10-bit field is 1023 which represents a transfer size of 1024 items.		
				The transfer size is the number of items, not the number of bytes. If the data size is 32 bits, then this value is the number of 32-bit words to transfer.		
				The μDMA controller updates this field immediately prior to entering the arbitration process, so it contains the number of outstanding DMA items that is necessary to complete the μDMA cycle.		
3	NXTUSEBURST	R/W	-	Next Useburst		
				This field controls whether the Useburst $\mathtt{SET[n]}$ bit is automatically set for the last transfer of a peripheral scatter-gather operation. Normally, for the last transfer, if the number of remaining items to transfer is less than the arbitration size, the μDMA controller uses single transfers to complete the transaction. If this bit is set, then the controller uses a burst transfer to complete the last transfer.		

February 24, 2009 253

Bit/Field	Name	Туре	Reset	Description	
2:0	XFERMODE	R/W	-	DMA Transfer Mode	
				This field configures the operating mode of the μDMA cycle. Refer to "Transfer Modes" on page 232 for a detailed explanation of transfer modes.	
				Because this register is in system RAM, it has no reset value. Therefore, this field should be initialized to 0 before the channel is enabled.	
				Value Description	
				0x0 Stop	
				0x1 Basic	
				0x2 Auto-Request	
				0x3 Ping-Pong	
				0x4 Memory Scatter-Gather	
				0x5 Alternate Memory Scatter-Gather	
				0x6 Peripheral Scatter-Gather	
				0x7 Alternate Peripheral Scatter-Gather	

XFERMODE Bit Field Values.

Stop

Channel is stopped or configuration data is invalid. No more transfers can occur.

Basic

For each trigger (whether from a peripheral or a software request), the µDMA controller performs the number of transfers specified by the ARBSIZE field.

Auto-Request

The initial request (software- or peripheral-initiated) is sufficient to complete the entire transfer of XFERSIZE items without any further requests.

Ping-Pong

This mode uses both the primary and alternate control structures for this channel. When the number of transfers specified by the XFERSIZE field have completed for the current control structure (primary or alternate), the μ DMA controller switches to the other one. These switches continue until one of the control structures is not set to ping-pong mode. At that point, the μ DMA controller stops. An interrupt is generated upon completion of the transfers configured by each control structure. See "Ping-Pong" on page 232.

Memory Scatter-Gather

When using this mode, the primary control structure for the channel is configured to allow a list of operations (tasks) to be performed. The source address pointer specifies the start of a table of tasks to be copied to the alternate control structure for this channel. The XFERMODE field for the alternate control structure should be configured to 0x5 (Alternate memory scatter-gather) to perform the task. When the task completes, the µDMA switches back to the primary channel control structure, which then copies the next task to the alternate control structure. This process continues until the table of tasks is empty. The last task must have an XFERMODE value other than 0x5. Note that for continuous operation, the last task can update the primary channel control structure back to the start of the list or to another list. See "Memory Scatter-Gather" on page 233.

Alternate Memory Scatter-Gather

This value must be used in the alternate channel control data structure when the µDMA controller operates in Memory Scatter-Gather mode.

Peripheral Scatter-Gather

This value must be used in the primary channel control data structure when the μDMA controller operates in Peripheral Scatter-Gather mode. In this mode, the μDMA controller operates exactly the same as in Memory Scatter-Gather mode, except that instead of performing the number of transfers specified by the XFERSIZE field in the alternate control structure at one time, the μDMA controller only performs the number of transfers specified by the ARBSIZE field per trigger; see Basic mode for details. See "Peripheral Scatter-Gather" on page 237.

Alternate Peripheral Scatter-Gather

This value must be used in the alternate channel control data structure when the µDMA controller operates in Peripheral Scatter-Gather mode.

8.6 µDMA Register Descriptions


The register addresses given are relative to the µDMA base address of 0x400F.F000.

Register 4: DMA Status (DMASTAT), offset 0x000

The DMA Status (DMASTAT) register returns the status of the µDMA controller. You cannot read this register when the μDMA controller is in the reset state.

DMA Status (DMASTAT)

Base 0x400F.F000 Offset 0x000 Type RO, reset 0x001F.0000



Bit/Field	Name	Type	Reset	Description
31:21	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20:16	DMACHANS	RO	0x1F	Available DMA Channels Minus 1
				This field contains a value equal to the number of DMA channels the μ DMA controller is configured to use, minus one. The value of 0x1F corresponds to 32 DMA channels.
15:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
7:4	STATE	RO	0x0	Control State Machine Status
				This field shows the current status of the control state machine. Status can be one of the following.
				Value Description
				0x0 Idle
				0x1 Read Chan Control Data
				Reading channel controller data.
				0x2 Read Source End Ptr
				Reading source end pointer.
				0x3 Read Dest End Ptr
				Reading destination end pointer.
				0x4 Read Source Data
				Reading source data.
				0x5 Write Dest Data
				Writing destination data.
				0x6 Wait for Req Clear
				Waiting for DMA request to clear.
				0x7 Write Chan Control Data
				Writing channel controller data.
				0x8 Stalled
				0x9 Done
				0xA-0xF Undefined
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	MASTEN	RO	0	Master Enable
				This bit shows the status of the µDMA controller.
				Value Description
				0 Disabled
				1 Enabled


February 24, 2009 257

Register 5: DMA Configuration (DMACFG), offset 0x004

The **DMACFG** register controls the configuration of the µDMA controller.

DMA Configuration (DMACFG)

Base 0x400F.F000 Offset 0x004 Type WO, reset -



Bit/Field	Name	туре	Reset	Description
31:1	reserved	WO	-	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	MASTEN	WO	_	Controller Master Enable

This bit enables the μDMA controller.

Value Description

) Disable

1 Enable

Register 6: DMA Channel Control Base Pointer (DMACTLBASE), offset 0x008


The **DMACTLBASE** register must be configured so that the base pointer points to a location in system memory.

The amount of system memory that must be assigned to the μDMA controller depends on the number of DMA channels used and whether the alternate channel control data structure is used. See "Channel Configuration" on page 230 for details about the Channel Control Table. The base address must be aligned on a 1024-byte boundary. This register cannot be read when the μDMA controller is in the reset state.

DMA Channel Control Base Pointer (DMACTLBASE)

Base 0x400F.F000

Offset 0x008
Type R/W, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:10	ADDR	R/W	0x0000.00	Channel Control Base Address
				This field contains the pointer to the base address of the channel control table. The base address must be 1024-byte aligned.
9:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 7: DMA Alternate Channel Control Base Pointer (DMAALTBASE), offset 0x00C

The **DMAALTBASE** register returns the base address of the alternate channel control data. This register removes the necessity for application software to calculate the base address of the alternate channel control structures. This register cannot be read when the μDMA controller is in the reset state.

DMA Alternate Channel Control Base Pointer (DMAALTBASE)

Offset 0x00C






This field provides the base address of the alternate channel control structures.

Register 8: DMA Channel Wait-on-Request Status (DMAWAITSTAT), offset 0x010

This read-only register indicates that the μDMA channel is waiting on a request. A peripheral can pull this Low to hold off the μDMA from performing a single request until the peripheral is ready for a burst request. The use of this feature is dependent on the design of the peripheral and is used to enhance performance of the μDMA with that peripheral. This register cannot be read when the μDMA controller is in the reset state.

DMA Channel Wait-on-Request Status (DMAWAITSTAT)

Base 0x400F.F000 Offset 0x010 Type RO, reset 0x0000.0000



These bits provide the channel wait-on-request status. Bit 0 corresponds to channel 0.


- 1 The corresponding channel is waiting on a request.
- 0 The corresponding channel is not waiting on a request.

Register 9: DMA Channel Software Request (DMASWREQ), offset 0x014

Each bit of the **DMASWREQ** register represents the corresponding μ DMA channel. Setting a bit generates a request for the specified μ DMA channel.

DMA Channel Software Request (DMASWREQ)

Base 0x400F.F000 Offset 0x014 Type WO, reset -



31:0 SWREQ[n] WO - Channel [n] Software Request

These bits generate software requests. Bit 0 corresponds to channel 0.

- 1 Generate a software request for the corresponding channel.
- 0 No request generated.

Register 10: DMA Channel Useburst Set (DMAUSEBURSTSET), offset 0x018

Each bit of the **DMAUSEBURSTSET** register represents the corresponding μ DMA channel. Setting a bit disables the channel's single request input from generating requests, configuring the channel to only accept burst requests. Reading the register returns the status of USEBURST.

When there are fewer items remaining to transfer than the arbitration (burst) size, the μ DMA controller automatically clears the corresponding SET[n] bit, allowing the remaining items to transfer using single requests. A bit should not be set if the corresponding peripheral does not support the burst request model.


Refer to "Request Types" on page 229 for more details about request types.

Reads

DMA Channel Useburst Set (DMAUSEBURSTSET)

Base 0x400F.F000 Offset 0x018

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:0	SET[n]	R	0x00	Channel [n] Useburst Status


Returns the useburst status of channel [n].

- 0 Single and Burst μDMA channel [n] responds to single or burst requests.
- 1 Burst Only μDMA channel [n] responds only to burst requests.

Writes

DMA Channel Useburst Set (DMAUSEBURSTSET)

Base 0x400F.F000 Offset 0x018 Type WO, reset 0x0000.0000



Bit/Field	Name	туре	Reset	Description
31:0	SET[n]	W	0x00	Channel [n] Useburst Set

Sets useburst bit on channel [n]. Use the **DMAUSEBURSTCLR** register to clear bit [n].

Value Description

0 No Effect

1 **Burst Only**


μDMA channel [n] responds only to burst requests.

Register 11: DMA Channel Useburst Clear (DMAUSEBURSTCLR), offset 0x01C

Each bit of the **DMAUSEBURSTCLR** register represents the corresponding DMA channel. Writing a 1 enables ${\tt dma_sreq[n]}$ to generate requests.

DMA Channel Useburst Clear (DMAUSEBURSTCLR)

Base 0x400F.F000 Offset 0x01C Type WO, reset -



31:0 CLR[n] WO - Channel [n] Useburst Clear

Clears useburst bit on channel [n].

Value Description

0 No Effect

Use the **DMAUSEBURSTSET** to set bit [n] to 1.

1 Single and Burst

DMA channel [n] responds to single and burst requests.

Register 12: DMA Channel Request Mask Set (DMAREQMASKSET), offset 0x020


Each bit of the **DMAREQMASKSET** register represents the corresponding DMA channel. Writing a 1 disables DMA requests for the channel. Reading the register returns the request mask status. When a µDMA channel's request is masked, that means the peripheral can no longer request µDMA transfers. The channel can then be used for software-initiated transfers.

Reads

DMA Channel Request Mask Set (DMAREQMASKSET)

Base 0x400F.F000 Offset 0x020

Type RO, reset 0x0000.0000



Returns the channel request mask status.

Value Description

0 Enabled

External requests are not masked for channel [n].


1 Masked

External requests are masked for channel [n].

Writes

DMA Channel Request Mask Set (DMAREQMASKSET)

Base 0x400F.F000 Offset 0x020 Type WO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description	
31:0	SET[n]	W	0x00	Channel [n] Request Mask Set	
				Masks (disables) the corresponding channel [n] from generating DMA requests.	
				Value Description	
				0 No Effect	
				Use the DMAREQMASKCLR register to clear the request mask.	
				1 Masked	
				Masks (disables) DMA requests on channel [n].	

Register 13: DMA Channel Request Mask Clear (DMAREQMASKCLR), offset 0x024

Each bit of the **DMAREQMASKCLR** register represents the corresponding DMA channel. Writing a 1 clears the request mask for the channel, and enables the channel to receive DMA requests.

DMA Channel Request Mask Clear (DMAREQMASKCLR)

Base 0x400F.F000 Offset 0x024 Type WO, reset -



31:0 CLR[n] WO - Channel [n] Request Mask Clear

Set the appropriate bit to clear the DMA request mask for channel [n]. This will enable DMA requests for the channel.

Value Description

0 No Effect

Use the **DMAREQMASKSET** register to set the request mask.

1 Clear Mask

Clears the request mask for the DMA channel. This enables DMA requests for the channel.

Register 14: DMA Channel Enable Set (DMAENASET), offset 0x028


Each bit of the **DMAENASET** register represents the corresponding DMA channel. Writing a 1 enables the DMA channel. Reading the register returns the enable status of the channels. If a channel is enabled but the request mask is set (**DMAREQMASKSET**), then the channel can be used for software-initiated transfers.

Reads

DMA Channel Enable Set (DMAENASET)

Base 0x400F.F000 Offset 0x028

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:0	SET[n]	R	0x00	Channel [n] Enable Status

Returns the enable status of the channels.

Value Description

0 Disabled


1 Enabled

Writes

DMA Channel Enable Set (DMAENASET)

Base 0x400F.F000 Offset 0x028

Type WO, reset 0x0000.0000




Bit/Field	Name	Туре	Reset	Description
31:0	SET[n]	W	0x00	Channel [n] Enable Set
				Enables the corresponding channels.
				Note: The controller disables a channel when it completes the DMA cycle.
				Value Description
				0 No Effect
				Use the DMAENACLR register to disable a channel.
				1 Enable
				Enables channel [n].

Register 15: DMA Channel Enable Clear (DMAENACLR), offset 0x02C

Each bit of the **DMAENACLR** register represents the corresponding DMA channel. Writing a 1 disables the specified DMA channel.

DMA Channel Enable Clear (DMAENACLR)

Base 0x400F.F000 Offset 0x02C Type WO, reset -



31:0 CLR[n] WO - Clear Channel [n] Enable

Set the appropriate bit to disable the corresponding DMA channel.

Note: The controller disables a channel when it completes the DMA cycle.

Value Description

0 No Effect

Use the **DMAENASET** register to enable DMA channels.

1 Disable

Disables channel [n].

Register 16: DMA Channel Primary Alternate Set (DMAALTSET), offset 0x030


Each bit of the **DMAALTSET** register represents the corresponding DMA channel. Writing a 1 configures the DMA channel to use the alternate control data structure. Reading the register returns the status of which control data structure is in use for the corresponding DMA channel.

Reads

DMA Channel Primary Alternate Set (DMAALTSET)

Base 0x400F.F000

Offset 0x030 Type RO, reset 0x0000.0000



Returns the channel control data structure status.

Value Description

0 Primary

DMA channel [n] is using the primary control structure.

Alternate


DMA channel [n] is using the alternate control structure.

Writes

DMA Channel Primary Alternate Set (DMAALTSET)

Base 0x400F.F000 Offset 0x030

Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:0	SET[n]	W	0x00	Channel [n] Alternate Set

Selects the alternate channel control data structure for the corresponding DMA channel.

Note:

For Ping-Pong and Scatter-Gather DMA cycle types, the controller automatically sets these bits to select the alternate channel control data structure.

Value Description

0 No Effect

Use the **DMAALTCLR** register to set bit [n] to 0.

1 Alternate


Selects the alternate control data structure for channel [n].

Register 17: DMA Channel Primary Alternate Clear (DMAALTCLR), offset 0x034

Each bit of the **DMAALTCLR** register represents the corresponding DMA channel. Writing a 1 configures the DMA channel to use the primary control data structure.

DMA Channel Primary Alternate Clear (DMAALTCLR)

Base 0x400F.F000 Offset 0x034 Type WO, reset -



Set the appropriate bit to select the primary control data structure for the corresponding DMA channel.

Note:

For Ping-Pong and Scatter-Gather DMA cycle types, the controller sets these bits to select the primary channel control data structure.

Value Description

0 No Effect

Use the **DMAALTSET** register to select the alternate control data structure.

1 Primary

Selects the primary control data structure for channel [n].

Register 18: DMA Channel Priority Set (DMAPRIOSET), offset 0x038


Each bit of the **DMAPRIOSET** register represents the corresponding DMA channel. Writing a 1 configures the DMA channel to have a high priority level. Reading the register returns the status of the channel priority mask.

Reads

DMA Channel Priority Set (DMAPRIOSET)

Base 0x400F.F000

Offset 0x038
Type RO, reset 0x0000.0000



31:0 SET[n] R 0x00 Channel [n] Priority Status

Returns the channel priority status.

Value Description

Default Priority

DMA channel [n] is using the default priority level.

High Priority


DMA channel [n] is using a High Priority level.

Writes

DMA Channel Priority Set (DMAPRIOSET)

Base 0x400F.F000 Offset 0x038

Type WO, reset 0x0000.0000




Bit/Field	Name	Туре	Reset	Description
31:0	SET[n]	W	0x00	Channel [n] Priority Set Sets the channel priority to high.
				Value Description 0 No Effect
				Use the DMAPRIOCLR register to set channel [n] to the default priority level.
				1 High Priority
				Sets DMA channel [n] to a High Priority level.

Register 19: DMA Channel Priority Clear (DMAPRIOCLR), offset 0x03C

Each bit of the **DMAPRIOCLR** register represents the corresponding DMA channel. Writing a 1 configures the DMA channel to have the default priority level.

DMA Channel Priority Clear (DMAPRIOCLR)

Base 0x400F.F000 Offset 0x03C Type WO, reset -



Bit/Field Name Type Reset Description

31:0 CLR[n] WO - Channel [n] Priority Clear

Set the appropriate bit to clear the high priority level for the specified DMA channel.

Value Description

0 No Effect

Use the **DMAPRIOSET** register to set channel [n] to the High priority level.

1 Default Priority

Sets DMA channel [n] to a Default priority level.

Register 20: DMA Bus Error Clear (DMAERRCLR), offset 0x04C


The **DMAERRCLR** register is used to read and clear the μ DMA bus error status. The error status is set if the μ DMA controller encountered a bus error while performing a DMA transfer. If a bus error occurs on a channel, that channel is automatically disabled by the μ DMA controller. The other channels are unaffected.

Reads

DMA Bus Error Clear (DMAERRCLR)

Base 0x400F.F000 Offset 0x04C

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ERRCLR	R	0	DMA Bus Error Status

Value Description

1 Low

No bus error is pending.


1 High

Bus error is pending.

Writes

DMA Bus Error Clear (DMAERRCLR)


Base 0x400F.F000 Offset 0x04C Type WO, reset 0x0000.0000




Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ERRCLR	W	0	DMA Bus Error Clear Clears the bus error.
				Value Description
				0 No Effect
				Bus error status is unchanged.
				1 Clear
				Clears a pending bus error.

Register 21: DMA Channel Alternate Select (DMACHALT), offset 0x500

Each bit of the DMACHALT register represents the corresponding µDMA channel. Setting a bit selects the alternate channel assignment as specified in Table 8-1 on page 228.



Base 0x400F.F000 Offset 0x500 Type R/W, reset 0x0000.0000



31:0 CHALT[n] R/W Channel [n] Alternate Assignment Select

- 0 Use the primary channel assignment.
- Use the alternate channel assignment.


Register 22: DMA Channel Interrupt Status (DMACHIS), offset 0x504

Each bit of the **DMACHIS** register represents the corresponding µDMA channel. A bit is set when that µDMA channel causes an interrupt. The bits are sticky and cleared by a writing a 1.

DMA Channel Interrupt Status (DMACHIS)

Base 0x400F.F000

Offset 0x504
Type R/W1C, reset 0x0000.0000



Bit/Field Name Type Reset Description CHIS[n] R/W1C Channel [n] Interrupt Status 31:0

> A read of 1 indicates that channel caused an interrupt. Writing a 1 clears the channel if an interrupt was set.


- 1 When read, this bit indicates that the corresponding channel caused an interrupt.
 - Writing a 1 clears the channel if an interrupt was set.
- 0 The corresponding channel has not caused an interrupt.

Register 23: DMA Peripheral Identification 0 (DMAPeriphID0), offset 0xFE0

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 0 (DMAPeriphID0)

Base 0x400F.F000 Offset 0xFE0 Type RO, reset 0x0000.0030




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x30	DMA Peripheral ID Register [7:0]

Register 24: DMA Peripheral Identification 1 (DMAPeriphID1), offset 0xFE4

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 1 (DMAPeriphID1)

Base 0x400F.F000 Offset 0xFE4 Type RO, reset 0x0000.00B2




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0xB2	DMA Peripheral ID Register[15:8]

Register 25: DMA Peripheral Identification 2 (DMAPeriphID2), offset 0xFE8

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 2 (DMAPeriphID2)

Base 0x400F.F000 Offset 0xFE8 Type RO, reset 0x0000.000B




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x0B	DMA Peripheral ID Register [23:16]

Register 26: DMA Peripheral Identification 3 (DMAPeriphID3), offset 0xFEC

The **DMAPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

DMA Peripheral Identification 3 (DMAPeriphID3)

Base 0x400F.F000 Offset 0xFEC Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x00	DMA Peripheral ID Register [31:24]

Register 27: DMA Peripheral Identification 4 (DMAPeriphID4), offset 0xFD0

The **DMAPeriphIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA Peripheral Identification 4 (DMAPeriphID4)

Base 0x400F.F000 Offset 0xFD0 Type RO, reset 0x0000.0004




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x04	DMA Peripheral ID Register

Register 28: DMA PrimeCell Identification 0 (DMAPCellID0), offset 0xFF0

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 0 (DMAPCellID0)

Base 0x400F.F000 Offset 0xFF0 Type RO, reset 0x0000.000D



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	DMA PrimeCell ID Register [7:0]


Provides software a standard cross-peripheral identification system.

Register 29: DMA PrimeCell Identification 1 (DMAPCellID1), offset 0xFF4

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 1 (DMAPCellID1)

Base 0x400F.F000 Offset 0xFF4 Type RO, reset 0x0000.00F0



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	DMA PrimeCell ID Register [15:8]


Provides software a standard cross-peripheral identification system.

Register 30: DMA PrimeCell Identification 2 (DMAPCellID2), offset 0xFF8

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 2 (DMAPCelIID2)

Base 0x400F.F000 Offset 0xFF8 Type RO, reset 0x0000.0005



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	DMA PrimeCell ID Register [23:16]


Provides software a standard cross-peripheral identification system.

Register 31: DMA PrimeCell Identification 3 (DMAPCellID3), offset 0xFFC

The **DMAPCellIDn** registers are hard-coded, and the fields within the registers determine the reset values.

DMA PrimeCell Identification 3 (DMAPCellID3)

Base 0x400F.F000 Offset 0xFFC Type RO, reset 0x0000.00B1



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	DMA PrimeCell ID Register [31:24]

Provides software a standard cross-peripheral identification system.

9 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of nine physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, Port G, Port H, Port J). The GPIO module supports 0-65 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- 0-65 GPIOs, depending on configuration
- Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
- 5-V-tolerant input/outputs
- Fast toggle capable of a change every two clock cycles
- Two means of port access: either Advanced Host Bus (AHB) with better back-to-back access performance, or the legacy Advanced Peripheral Bus (APB) for backwards-compatibility with existing code
- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- Bit masking in both read and write operations through address lines
- Can be used to initiate an ADC sample sequence
- Pins configured as digital inputs are Schmitt-triggered
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

9.1 Functional Description


Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0) with the exception of the pins shown in Table 9-1. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 9-1. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	1	1	0	0	0x1
PA[5:2]	SSI0	1	1	0	0	0x1
PB[3:2]	I ² C0	1	1	0	0	0x1
PC[3:0]	JTAG	1	1	0	1	0x3

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 9-1 on page 292 and Figure 9-2 on page 293). The LM3S9B95 microcontroller contains nine ports and thus nine of these physical GPIO blocks. Some GPIO pins can function as I/O signals for the on-chip peripheral modules. For information on which GPIO pins are used for alternate hardware functions, refer to Table 25-5 on page 991.

Figure 9-1. Digital I/O Pads






Figure 9-2. Analog/Digital I/O Pads

9.1.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

9.1.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 302) is used to configure each individual pin as an input or output. When the data direction bit is cleared, the GPIO is configured as an input, and the corresponding data register bit captures and stores the value on the GPIO port. When the data direction bit is set, the GPIO is configured as an output, and the corresponding data register bit is driven out on the GPIO port.


9.1.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 301) by using bits [9:2] of the address bus as a mask. In this manner, software drivers can modify individual GPIO pins in a single instruction without affecting the state of the other pins. This method is more efficient than the conventional method of performing a read-modify-write operation to set or clear an individual GPIO pin. To implement this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set, the value of the **GPIODATA** register is altered. If the address bit is cleared, the data bit is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 has the results shown in Figure 9-3, where u indicates that data is unchanged by the write.

Figure 9-3. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set, the value is read. If the address bit associated with the data bit is cleared, the data bit is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 9-4.

Figure 9-4. GPIODATA Read Example



9.1.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. These registers are used to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, the external source must hold the level constant for the interrupt to be recognized by the controller.

Three registers define the edge or sense that causes interrupts:

GPIO Interrupt Sense (GPIOIS) register (see page 303)

- GPIO Interrupt Both Edges (GPIOIBE) register (see page 304)
- GPIO Interrupt Event (GPIOIEV) register (see page 305)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 306).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 307 and page 308). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the interrupt controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the interrupt controller.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set), an interrupt for Port B is generated, and an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated. See page 477.

If no other Port B pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the Port B interrupts, and the ADC interrupt can be used to read back the converted data. Otherwise, the Port B interrupt handler must ignore and clear interrupts on PB4 and wait for the ADC interrupt, or the ADC interrupt must be disabled in the SETNA register and the Port B interrupt handler must poll the ADC registers until the conversion is completed. See the *ARM® Cortex™-M3 Technical Reference Manual* for more information.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 310).

When programming the interrupt control registers (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**), the interrupts should be masked (**GPIOIM** cleared). Writing any value to an interrupt control register can generate a spurious interrupt if the corresponding bits are enabled.

9.1.3 Mode Control

The GPIO pins can be controlled by either software or hardware. Software control is the default for most signals and corresponds to the GPIO mode, where the **GPIODATA** register is used to read or write the corresponding pins. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 311), the pin state is controlled by its alternate function (that is, the peripheral).

Further pin muxing options are provided through the **GPIO Port Control (GPIOPCTL)** register which selects one of several peripheral functions for each GPIO. For information on the configuration options, refer to Table 25-5 on page 991.

Note: If any pin is to be used as an ADC input, the appropriate bit in the **GPIOAMSEL** register must be set to disable the analog isolation circuit.

9.1.4 Commit Control

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is currently provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIOAFSEL register, GPIOPUR register, GPIOPUR register, GPIOPUR register (see page 319), and GPIODEN register are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 323) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 324) have been set.

9.1.5 Pad Control

The pad control registers allow software to configure the GPIO pads based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIODDR**, **GPIODDR**, **GPIODDR**, and **GPIODEN** registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital input enable for each GPIO.

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the V_{OL} value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package with the total number of high-current GPIO outputs not exceeding four for the entire package.

9.1.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

9.2 Initialization and Configuration

The GPIO modules may be accessed via two different memory apertures. The legacy aperture, the Advanced Peripheral Bus (APB), is backwards-compatible with previous Stellaris parts. The other aperture, the Advanced Host Bus (AHB), offers the same register map but provides better back-to-back access performance than the APB bus. These apertures are mutually exclusive. The aperture enabled for a given GPIO port is controlled by the appropriate bit in the **GPIOHBCTL** register (see page 119).

To use the pins in a particular GPIO port, the clock for the port must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register (see page 179).

On reset, all GPIO pins are configured out of reset to be undriven (tristate): **GPIOAFSEL**=0, **GPIODEN**=0, **GPIOPDR**=0, and **GPIOPUR**=0, except for the pins shown in Table 9-1 on page 292. Table 9-2 on page 296 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 9-3 on page 297 shows how a rising edge interrupt is configured for pin 2 of a GPIO port.

Table 9-2. GPIO Pad Configuration Examples

Configuration	GPIO Reg	PIO Register Bit Value ^a								
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	Х
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Input (GPIO)	0	0	1	1	Х	Х	Х	Х	Х	Х
Open Drain Output (GPIO)	0	1	1	1	Х	Х	?	?	?	?
Open Drain Input/Output (I ² C)	1	Х	1	1	Х	Х	?	?	?	?
Digital Input (Timer CCP)	1	Х	0	1	?	?	Х	Х	Х	Х
Digital Input (QEI)	1	Х	0	1	?	?	Х	Х	Х	Х

Configuration	GPIO Reg	PIO Register Bit Value ^a								
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Output (PWM)	1	Х	0	1	?	?	?	?	?	?
Digital Output (Timer PWM)	1	Х	0	1	?	?	?	?	?	?
Digital Input/Output (SSI)	1	Х	0	1	?	?	?	?	?	?
Digital Input/Output (UART)	1	Х	0	1	?	?	?	?	?	?
Analog Input (Comparator)	0	0	0	0	0	0	Х	Х	Х	Х
Digital Output (Comparator)	1	Х	0	1	?	?	?	?	?	?

a. X=Ignored (don't care bit)

Table 9-3. GPIO Interrupt Configuration Example

Register	Desired	Pin 2 Bit Value ^a								
	Interrupt Event Trigger	7	6	5	4	3	2	1	0	
GPIOIS	0=edge 1=level	Х	Х	Х	Х	Х	0	Х	Х	
GPIOIBE	0=single edge 1=both edges	Х	Х	Х	Х	Х	0	Х	Х	
GPIOIEV	0=Low level, or falling edge 1=High level, or rising edge		Х	Х	Х	Х	1	Х	Х	
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0	

a. X=Ignored (don't care bit)

9.3 Register Map

Table 9-5 on page 299 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures. The legacy aperture, the Advanced Peripheral Bus (APB), is backwards-compatible with previous Stellaris[®] parts. The other aperture, the Advanced Host Bus (AHB), offers the same register map but provides better back-to-back access performance than the APB bus.

Important: The GPIO registers in this chapter are duplicated in each GPIO block; however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to unconnected bits has no effect, and reading unconnected bits returns no meaningful data.

^{?=}Can be either 0 or 1, depending on the configuration

The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A (APB): 0x4000.4000
- GPIO Port A (AHB): 0x4005.8000
- GPIO Port B (APB): 0x4000.5000
- GPIO Port B (AHB): 0x4005.9000
- GPIO Port C (APB): 0x4000.6000
- GPIO Port C (AHB): 0x4005.A000
- GPIO Port D (APB): 0x4000.7000
- GPIO Port D (AHB): 0x4005.B000
- GPIO Port E (APB): 0x4002.4000
- GPIO Port E (AHB): 0x4005.C000
- GPIO Port F (APB): 0x4002.5000
- GPIO Port F (AHB): 0x4005.D000
- GPIO Port G (APB): 0x4002.6000
- GPIO Port G (AHB): 0x4005.E000
- GPIO Port H (APB): 0x4002.7000
- GPIO Port H (AHB): 0x4005.F000
- GPIO Port J (APB): 0x4003.D000
- GPIO Port J (AHB): 0x4006.0000

Note that each GPIO module clock must be enabled before the registers can be programmed (see page 179).

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0) with the exception of the pins shown in Table 9-1. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 9-4. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	1	1	0	0	0x1
PA[5:2]	SSI0	1	1	0	0	0x1
PB[3:2]	I ² C0	1	1	0	0	0x1
PC[3:0]	JTAG	1	1	0	1	0x3

Note: The default register type for the **GPIOCR** register is RO for all GPIO pins with the exception of the NMI pin and the four JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the NMI pin and the four JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these four pins default to non-committable. To ensure that the NMI pin is not accidentally programmed as the non-maskable interrupt pin, it defaults to non-committable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00FO.

Table 9-5. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	301
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	302
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	303
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	304
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	305
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	306
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	307
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	308
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	310
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	311
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	313
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	314
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	315
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	316
0x510	GPIOPUR	R/W	-	GPIO Pull-Up Select	317
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	319
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	320
0x51C	GPIODEN	R/W	-	GPIO Digital Enable	321
0x520	GPIOLOCK	R/W	0x0000.0001	GPIO Lock	323
0x524	GPIOCR	-	-	GPIO Commit	324
0x528	GPIOAMSEL	R/W	0x0000.0000	GPIO Analog Mode Select	326
0x52C	GPIOPCTL	R/W	-	GPIO Port Control	328
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	330
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	331
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	332
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	333
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	334
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	335
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	336
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	337
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	338
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	339
	1				

Offset	Name	Туре	Reset	Description	See page
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	340
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	341

9.4 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 302).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be set. Otherwise, the bit values remain unchanged by the write.


Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are set in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are clear in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	R/W	0x00	GPIO Data

This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and written to the registers are masked by the eight address lines [9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ADDR[9:2] and are configured as outputs. See "Data Register Operation" on page 294 for examples of reads and writes.


Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Setting a bit in the **GPIODIR** register configures the corresponding pin to be an output, while clearing a bit configures the corresponding pin to be an input. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x400 Type R/W, reset 0x0000.0000

Dit/Fiold



Bit/Field	name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DIR	R/W	0x00	GPIO Data Direction

Dooot

- Corresponding pin is an input.
- 1 Corresponding pins is an output.


Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Setting a bit in the **GPIOIS** register configures the corresponding pin to detect levels, while clearing a bit configures the corresponding pin to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS) GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000

Offset 0x404 Type R/W, reset 0x0000.0000

GPIO Port J (AHB) base: 0x4006.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IS	R/W	0x00	GPIO Interrupt Sense

- 0 The edge on the corresponding pin is detected (edge-sensitive).
- 1 The level on the corresponding pin is detected (level-sensitive).


Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register allows both edges to cause interrupts. When the corresponding bit in the GPIO Interrupt Sense (GPIOIS) register (see page 303) is set to detect edges, setting a bit in the GPIOIBE register configures the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the GPIO Interrupt Event (GPIOIEV) register (see page 305). Clearing a bit configures the pin to be controlled by the **GPIOIEV** register. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x408

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IBE	R/W	0x00	GPIO Interrupt Both Edges

- Interrupt generation is controlled by the GPIO Interrupt Event (GPIOIEV) register (see page 305).
- Both edges on the corresponding pin trigger an interrupt.


Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Setting a bit in the **GPIOIEV** register configures the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 303). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in the **GPIOIS** register. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x40C





Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IEV	R/W	0x00	GPIO Interrupt Event


- 0 A falling edge or a Low level on the corresponding pin triggers an interrupt.
- 1 A rising edge or a High level on the corresponding pin triggers an interrupt.

Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Setting a bit in the **GPIOIM** register allows interrupts that are generated by the corresponding pin to be sent to the interrupt controller on the combined interrupt signal. Clearing a bit prevents an interrupt on the corresponding pin from being sent to the interrupt controller. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4000.0000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x410 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IME	R/W	0x00	GPIO Interrupt Mask Enable


- 0 The interrupt from the corresponding pin is masked.
- 1 The interrupt from the corresponding pin is sent to the interrupt controller.

Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. A bit in this register is set when an interrupt condition occurs on the corresponding GPIO pin. If the corresponding bit in the **GPIO Interrupt Mask (GPIOIM)** register (see page 306) is set, the interrupt is sent to the interrupt controller. Bits read as zero indicate that corresponding input pins have not initiated an interrupt. A bit in this register can be cleared by writing a 1 to the corresponding bit in the **GPIO Interrupt Clear (GPIOICR)** register.

GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4000.0000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x414 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	RIS	RO	0x00	GPIO Interrupt Raw Status

Value Description

- 1 An interrupt condition has occurred on the corresponding pin.
- O An interrupt condition has not occurred on the corresponding pin.

A bit is cleared by writing a 1 to the corresponding bit in the **GPIOICR** register.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. If a bit is set in this register, the corresponding interrupt has triggered an interrupt to the interrupt controller. If a bit is clear, either no interrupt has been generated, or the interrupt is masked.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set), an interrupt for Port B is generated, and an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated. See page 477.

If no other Port B pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the Port B interrupts, and the ADC interrupt can be used to read back the converted data. Otherwise, the Port B interrupt handler must ignore and clear interrupts on PB4 and wait for the ADC interrupt, or the ADC interrupt must be disabled in the SETNA register and the Port B interrupt handler must poll the ADC registers until the conversion is completed. See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS) GPIO Port A (APB) base: 0x4000.4000

GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000

GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000

GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.0000 GPIO Port G (APB) base: 0x4005.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000

GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000


reserved

RO

0x0000.00

Offset 0x418

31.8



Software should not rely on the value of a reserved bit. To provide

Bit/Field	Name	Type	Reset	Description
7:0	MIS	RO	0x00	GPIO Masked Interrupt Status

Value Description

- 1 An interrupt condition on the corresponding pin has triggered an interrupt to the interrupt controller.
- O An interrupt condition on the corresponding pin is masked or has not occurred.

A bit is cleared by writing a 1 to the corresponding bit in the $\ensuremath{\mathbf{GPIOICR}}$ register.


Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt bit in the **GPIORIS** and **GPIOMIS** registers. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000

Offset 0x41C Type W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IC	W1C	0x00	GPIO Interrupt Clear

- 1 The corresponding interrupt is cleared.
- 0 The corresponding interrupt is unaffected.

Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The GPIOAFSEL register is the mode control select register. If a bit is clear, the pin is used as a GPIO and is controlled by the GPIO registers. Setting a bit in this register configures the corresponding GPIO line to be controlled by an associated peripheral. Several possible peripheral functions are multiplexed on each GPIO. The GPIO Port Control (GPIOPCTL) register is used to select one of the possible functions. Table 25-5 on page 991 details which functions are muxed on each GPIO pin. The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 9-1.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0. GPIODEN=0, GPIOPDR=0, and GPIOPUR=0) with the exception of the pins shown in Table 9-1. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 9-6. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	1	1	0	0	0x1
PA[5:2]	SSI0	1	1	0	0	0x1
PB[3:2]	I ² C0	1	1	0	0	0x1
PC[3:0]	JTAG	1	1	0	1	0x3


Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is currently provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIOAFSEL register, GPIOPUR register, GPIO Pull-Down Select (GPIOPDR) register (see page 319), and GPIODEN register are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 323) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 324) have been set.

When using the I²C module, in addition to setting the **GPIOAFSEL** register bits for the I²C clock and data pins, the pins should be set to open drain using the GPIO Open Drain Select (GPIOODR) register (see examples in "Initialization and Configuration" on page 296).

GPIO Alternate Function Select (GPIOAFSEL)

GPIO Port A (APB) base: 0x4000.4000
GPIO Port A (AHB) base: 0x4005.8000
GPIO Port B (APB) base: 0x4005.8000
GPIO Port B (AHB) base: 0x4005.9000
GPIO Port C (APB) base: 0x4000.6000
GPIO Port C (AHB) base: 0x4000.6000
GPIO Port C (AHB) base: 0x4005.A000
GPIO Port D (AHB) base: 0x4005.B000
GPIO Port D (AHB) base: 0x4005.B000
GPIO Port E (APB) base: 0x4005.C000
GPIO Port E (AHB) base: 0x4002.4000
GPIO Port E (AHB) base: 0x4002.5000
GPIO Port F (APB) base: 0x4005.D000
GPIO Port F (AHB) base: 0x4005.D000
GPIO Port G (APB) base: 0x4005.E000
GPIO Port G (AHB) base: 0x4002.7000
GPIO Port H (APB) base: 0x4005.F000
GPIO Port H (APB) base: 0x4005.F000
GPIO Port J (APB) base: 0x4005.F000
GPIO Port J (APB) base: 0x4005.F000
GPIO Port J (APB) base: 0x4005.D000
GPIO Port J (AHB) base: 0x4005.D000
GPIO Port J (AHB) base: 0x4005.D000
GPIO Port J (AHB) base: 0x4005.D000
GPIO POT J (AHB) base: 0x4006.0000
Offset 0x420
Type RW, reset -



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	AFSEL	R/W	-	GPIO Alternate Function Select

Value Description

- The associated pin functions as a GPIO and is controlled by the GPIO registers.
- 1 The associated pin functions as a peripheral signal and is controlled by the alternate hardware function.


The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 9-1 on page 292.

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The GPIODR2R register is the 2-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the GPIODR4R register and DRV8 bit in the GPIODR8R register are automatically cleared by hardware. By default, all GPIO pins have 2-mA drive.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x500 Type R/W, reset 0x0000.00FF



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DRV2	R/W	0xFF	Output Pad 2-mA Drive Enable

Value Description

- The corresponding GPIO pin has 2-mA drive.
- The drive for the corresponding GPIO pin is controlled by the GPIODR4R or GPIODR8R register.

Setting a bit in either the GPIODR4 register or the GPIODR8 register clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504


The **GPIODR4R** register is the 4-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x504 Type R/W, reset 0x0000.0000

Namo

Dit/Eiold



DIVI ICIU	INAIIIC	Type	Neset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DRV4	R/W	0x00	Output Pad 4-mA Drive Enable

Description

Docot

Value Description

- 1 The corresponding GPIO pin has 4-mA drive.
- The drive for the corresponding GPIO pin is controlled by the GPIODR2R or GPIODR8R register.

Setting a bit in either the **GPIODR2** register or the **GPIODR8** register clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.


Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware. The 8-mA setting is also used for high-current operation.

Note: There is no configuration difference between 8-mA and high-current operation. The additional current capacity results from a shift in the V_{OH}/V_{OL} levels. See "Recommended DC Operating Conditions" on page 994 for further information.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000,7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port F (APB) base: 0x4002 4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x508 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DRV8	R/W	0x00	Output Pad 8-mA Drive Enable

Value Description

- 1 The corresponding GPIO pin has 8-mA drive.
- The drive for the corresponding GPIO pin is controlled by the GPIODR2R or GPIODR4R register.

Setting a bit in either the **GPIODR2** register or the **GPIODR4** register clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.


Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open-drain configuration of the corresponding GPIO pad. When open-drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 321). Corresponding bits in the drive strength and slew rate control registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open-drain input if the corresponding bit in the **GPIODIR** register is cleared; and as an open-drain output when it is set.

When using the I²C module, in addition to configuring the pin to open drain, the **GPIO Alternate Function Select (GPIOAFSEL)** register bits for the I²C clock and data pins should be set (see examples in "Initialization and Configuration" on page 296).

GPIO Open Drain Select (GPIOODR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x50C



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	ODE	R/W	0x00	Output Pad Open Drain Enable

- 1 The corresponding pin is configured as open drain.
- 0 The corresponding pin is not configured as open drain.

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set, a weak pull-up resistor on the corresponding GPIO signal is enabled. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 319). Write access to this register is protected with the **GPIOCR** register. Bits in **GPIOCR** that are cleared prevent writes to the equivalent bit in this register.

Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0) with the exception of the pins shown in Table 9-1. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.


Table 9-7. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	1	1	0	0	0x1
PA[5:2]	SSI0	1	1	0	0	0x1
PB[3:2]	I ² C0	1	1	0	0	0x1
PC[3:0]	JTAG	1	1	0	1	0x3

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is currently provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIOAFSEL register, GPIOPUR register, GPIO Pull-Down Select (GPIOPDR) register (see page 319), and GPIODEN register are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 323) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 324) have been set.

GPIO Pull-Up Select (GPIOPUR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x510 Type R/W, reset



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PUE	R/W	-	Pad Weak Pull-Up Enable

Value Description

- 1 The corresponding pin has a weak pull-up resistor.
- The corresponding pin is not affected.

Setting a bit in the **GPIOPDR** register clears the corresponding bit in the **GPIOPUR** register. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 9-1 on page 292.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514


The **GPIOPDR** register is the pull-down control register. When a bit is set, a weak pull-down resistor on the corresponding GPIO signal is enabled. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 317).

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is currently provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIOAFSEL register, GPIOPUR register, GPIO Pull-Down Select (GPIOPDR) register (see page 319), and GPIODEN register are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 323) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 324) have been set.

GPIO Pull-Down Select (GPIOPDR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002,7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x514

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PDE	R/W	0x00	Pad Weak Pull-Down Enable

Value Description

- 1 The corresponding pin has a weak pull-down resistor.
- The corresponding pin is not affected.


Setting a bit in the **GPIOPUR** register clears the corresponding bit in the **GPIOPDR** register. The change is effective on the second clock cycle after the write if accessing GPIO via the APB memory aperture. If using AHB access, the change is effective on the next clock cycle.

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 315).

GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x518 Type R/W, reset 0x0000.0000



Bit/Field	Name	туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	SRL	R/W	0x00	Slew Rate Limit Enable (8-mA drive only)

- 1 Slew rate control is enabled for the corresponding pin.
- 0 Slew rate control is disabled for the corresponding pin.


Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

Note: Pins configured as digital inputs are Schmitt-triggered.

The **GPIODEN** register is the digital enable register. By default, with the exception of the GPIO signals used for JTAG/SWD function, all other GPIO signals are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin in a digital function (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

Note: The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is currently provided for the NMI pin (PB7) and the four JTAG/SWD pins (PC[3:0]). Writes to protected bits of the GPIOAFSEL register, GPIOPUR register, GPIO Pull-Down Select (GPIOPDR) register (see page 319), and GPIODEN register are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 323) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 324) have been set.

GPIO Digital Enable (GPIODEN) GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x51C



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
7:0	DEN	R/W	_	Digital Enable

Value Description

- 0 The digital functions for the corresponding pin are disabled.
- The digital functions for the corresponding pin are enabled.


The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 9-1 on page 292.

Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 324). Writing 0x4C4F.434B to the **GPIOLOCK** register unlocks the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x0000.0001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x0000.0000.

GPIO Lock (GPIOLOCK)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4000.0000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x520 Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:0	LOCK	R/W	0x0000.0001	GPIO Lock

A write of the value 0x4C4F.434B unlocks the **GPIO Commit (GPIOCR)** register for write access.A write of any other value or a write to the **GPIOCR** register reapplies the lock, preventing any register updates.

A read of this register returns the following values:

Value Description

0x0000.0001 The **GPIOCR** register is locked and may not be modified. 0x0000.0000 The **GPIOCR** register is unlocked and may be modified.

Register 20: GPIO Commit (GPIOCR), offset 0x524

The GPIOCR register is the commit register. The value of the GPIOCR register determines which bits of the GPIOAFSEL, GPIOPUR, GPIOPDR, and GPIODEN registers are committed when a write to these registers is performed. If a bit in the **GPIOCR** register is cleared, the data being written to the corresponding bit in the GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN registers cannot be committed and retains its previous value. If a bit in the **GPIOCR** register is set, the data being written to the corresponding bit of the GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN registers is committed to the register and reflects the new value.


The contents of the GPIOCR register can only be modified if the status in the GPIOLOCK register is unlocked. Writes to the GPIOCR register are ignored if the status in the GPIOLOCK register is locked.

Important: This register is designed to prevent accidental programming of the registers that control connectivity to the NMI and JTAG/SWD debug hardware. By initializing the bits of the **GPIOCR** register to 0 for PB7 and PC[3:0], the NMI and JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the **GPIOLOCK**, **GPIOCR**, and the corresponding registers.

> Because this protection is currently only implemented on the NMI and JTAG/SWD pins on PB7 and PC[3:0], all of the other bits in the GPIOCR registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN register bits of these other pins.

GPIO Commit (GPIOCR)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x524 Type -, reset



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CR	-	-	GPIO Commit

Value Description

- 1 The corresponding GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN bits can be written.
- The corresponding GPIOAFSEL, GPIOPUR, GPIOPDR, or GPIODEN bits cannot be written.

Note:

The default register type for the **GPIOCR** register is RO for all GPIO pins with the exception of the NMI pin and the four JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the NMI pin and the four JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these four pins default to non-committable. To ensure that the NMI pin is not accidentally programmed as the non-maskable interrupt pin, it defaults to non-committable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00F0.

Register 21: GPIO Analog Mode Select (GPIOAMSEL), offset 0x528

Important: This register is only valid for ports D and E, the corresponding base addresses for the remaining ports are not valid.

If any pin is to be used as an ADC input, the appropriate bit in **GPIOAMSEL** must be set to disable the analog isolation circuit.

The **GPIOAMSEL** register controls isolation circuits to the analog side of a unified I/O pad. Because the GPIOs may be driven by a 5-V source and affect analog operation, analog circuitry requires isolation from the pins when they are not used in their analog function.

Each bit of this register controls the isolation circuitry for the corresponding GPIO signal. For information on which GPIO pins can be used for ADC functions, refer to Table 25-5 on page 991.

GPIO Analog Mode Select (GPIOAMSEL)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x528


Type R/W, reset 0x0000.0000

Bit/Field

Name

Type

Reset



31:8 reserved RO 0x0000.00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Description

Bit/Field	Name	Туре	Reset	Description
7:4	GPIOAMSEL	R/W	0x0	GPIO Analog Mode Select
				Value Description
				1 The analog function of the pin is enabled, the isolation is disabled, and the pin is capable of analog functions.
				The analog function of the pin is disabled, the isolation is enabled, and the pin is capable of digital functions as specified by the other GPIO configuration registers.
				Note: This register and bits are only valid for GPIO signals that share analog function through a unified I/O pad.
				The reset state of this register is 0 for all signals.
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 22: GPIO Port Control (GPIOPCTL), offset 0x52C

The **GPIOPCTL** register is used in conjunction with the **GPIOAFSEL** register and selects the specific peripheral signal for each GPIO pin when using the alternate function mode. Most bits in the **GPIOAFSEL** register are cleared upon reset, therefore most GPIO pins are configured as GPIOs by default. When a bit is set in the **GPIOAFSEL** register, the corresponding GPIO signal is controlled by an associated peripheral. The **GPIOPCTL** register selects one out of a set of peripheral functions for each GPIO, providing additional flexibility in signal definition. For information on the configuration options, refer to Table 25-5 on page 991. The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 9-1 on page 292.


Important: All GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0) with the exception of the pins shown in Table 9-1. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 9-8. GPIO Pins With Non-Zero Reset Values

GPIO Pins	Default State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL
PA[1:0]	UART0	1	1	0	0	0x1
PA[5:2]	SSI0	1	1	0	0	0x1
PB[3:2]	I ² C0	1	1	0	0	0x1
PC[3:0]	JTAG	1	1	0	1	0x3

GPIO Port Control (GPIOPCTL)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0x52C




Bit/Field	Name	Туре	Reset	Description
31:28	PMC7	R/W	-	Port Mux Control 7
				This field controls the configuration for GPIO pin 7. See Table 25-5 on page 991 for configuration options.
27:24	PMC6	R/W	-	Port Mux Control 6
				This field controls the configuration for GPIO pin 6.
23:20	PMC5	R/W	-	Port Mux Control 5
				This field controls the configuration for GPIO pin 5.
19:16	PMC4	R/W	-	Port Mux Control 4
				This field controls the configuration for GPIO pin 4.
15:12	PMC3	R/W	-	Port Mux Control 3
				This field controls the configuration for GPIO pin 3.
11:8	PMC2	R/W	-	Port Mux Control 2
				This field controls the configuration for GPIO pin 2.
7:4	PMC1	R/W	-	Port Mux Control 1
				This field controls the configuration for GPIO pin 1.
3:0	PMC0	R/W	-	Port Mux Control 0
				This field controls the configuration for GPIO pin 0.

Register 23: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFD0 Type RO, reset 0x0000.0000




Bit/Field	Name	туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	GPIO Peripheral ID Register [7:0]

Register 24: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFD4 Type RO, reset 0x0000.0000




Bit/Field	Name	туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	GPIO Peripheral ID Register [15:8]

Register 25: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFD8 Type RO, reset 0x0000.0000




Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	GPIO Peripheral ID Register [23:16]

Register 26: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFDC Type RO, reset 0x0000.0000




Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	GPIO Peripheral ID Register [31:24]


Register 27: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFE0






Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x61	GPIO Peripheral ID Register [7:0]

Register 28: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFE4 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x00	GPIO Peripheral ID Register [15:8]

Register 29: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFE8 Type RO, reset 0x0000.0018




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	GPIO Peripheral ID Register [23:16]

Register 30: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFEC Type RO, reset 0x0000.0001




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	GPIO Peripheral ID Register [31:24]

Register 31: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFF0 Type RO, reset 0x0000.000D



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	GPIO PrimeCell ID Register [7:0]

Register 32: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The GPIOPCellID0, GPIOPCellID1, GPIOPCellID2, and GPIOPCellID3 registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.


GPIO PrimeCell Identification 1 (GPIOPCellID1) GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000

GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000

GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000

GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFF4

Type RO, reset 0x0000.00F0




Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	GPIO PrimeCell ID Register [15:8]

Register 33: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFF8 Type RO, reset 0x0000.0005




Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	GPIO PrimeCell ID Register [23:16]

Register 34: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A (APB) base: 0x4000.4000 GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (APB) base: 0x4000.5000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (APB) base: 0x4000.6000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (APB) base: 0x4000.7000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (APB) base: 0x4002.4000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4005.C000 GPIO Port F (APB) base: 0x4002.5000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (APB) base: 0x4002.6000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (APB) base: 0x4002.7000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (APB) base: 0x4003.D000 GPIO Port J (AHB) base: 0x4006.0000 Offset 0xFFC Type RO, reset 0x0000.00B1



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	GPIO PrimeCell ID Register [31:24]

10 External Peripheral Interface (EPI)

The External Peripheral Interface is a high-speed parallel bus for external peripherals or memory. It has several modes of operation to interface gluelessly to many types of external devices. The External Peripheral Interface is similar to a standard microprocessor address/data bus, except that it must typically be connected to just one type of external device. Enhanced capabilities include µDMA support, clocking control and support for external FIFO buffers.

The EPI has the following features:

- 16-bit dedicated parallel bus for external peripherals and memory
- Memory interface supports contiguous memory access independent of data bus width, thus enabling code execution directly from SDRAM, SRAM and Flash memory
- Blocking and non-blocking reads
- Processor from timing details through use of an internal write FIFO
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for read and write
 - Read channel request asserted by programmable levels on the internal non-blocking read FIFO (NBRFIFO)
 - Write channel request asserted by empty on the internal write FIFO (WFIFO)

The EPI supports three primary functional modes: Synchronous Dynamic Random Access Memory (SDRAM) mode, Traditional Host-Bus mode, and General-Purpose mode. The EPI module also provides custom GPIOs; however, unlike regular GPIOs, the EPI module uses a FIFO in the same way as a communication mechanism and is speed-controlled using clocking.

- Synchronous Dynamic Random Access Memory (SDRAM)
 - Supports x16 (single data rate) SDRAM at up to 50 MHz
 - Supports low-cost SDRAMs up to 64 MB (512 Mb)
 - Includes automatic refresh and access to all banks/rows
 - Includes a Sleep/Standby mode to keep contents active with minimal power draw
 - Multiplexed address/data interface for reduced pin count
- Host-bus
 - Traditional x8 MCU bus interface capabilities
 - Similar device compatibility options as PIC, ATmega, 8051, and others
 - Access to SRAM, NOR Flash, and other devices, with up to 1 MB of addressing
 - Support of both muxed and de-muxed address and data

- Access to a range of devices supporting the non-address FIFO x8 interface variant, with support for external FIFO (XFIFO) EMPTY and FULL signals
- Speed controlled, with read and write data wait-state counters
- Manual chip-enable (or use extra address pins)


General Purpose

- Wide parallel interfaces for fast communications with CPLDs and FPGAs
- Data widths up to 32-bits
- Data rates up to 150 Mbytes/second
- Optional "address" sizes from 4-bits to 16-bits
- Optional clock output, read/write strobes, framing (with counter-based size), and clock-enable input
- General parallel GPIO
 - 1 to 32 bits, FIFOed with speed control
 - Useful for custom peripherals or for digital data acquisition and actuator controls

10.1 EPI Block Diagram

Figure 10-1 on page 343 provides a block diagram of a Stellaris[®] EPI module.

Figure 10-1. EPI Block Diagram



10.2 Functional Description

The EPI controller provides a glueless, programmable interface to a variety of common external peripherals such as SDRAM, Host Bus x8 devices, RAM, Flash memory, CPLDs and FPGAs. In addition, the EPI controller provides custom GPIO that can use a FIFO with speed control by using either the internal write FIFO (WFIFO) or the non-blocking read FIFO (NBRFIFO). The WFIFO can hold 4 words of data that are written to the external interface at the rate controlled by the **EPI Main Baud Rate (EPIBAUD)** register. The NBRFIFO can hold 8 words of data and samples at the rate controlled by the **EPIBAUD** register. The advantage of this solution is that when using regular GPIO, the access rate can vary due arbitration to the GPIO module and delays across any bus bridges. Blocking reads stall the CPU until the transaction completes. Non-blocking reads are performed in the background and allow the processor to continue operation. In addition, write data can also be stored in the WFIFO to allow multiple writes with no stalls.

Main read and write operations can be performed in subsets of the range 0x6000.0000 to 0xCFFF.FFFF. A read from an address mapped location uses the offset and size to control the address and size of the external operation. When performing a multi-value load, the read is done as a burst (when available) to maximize performance. A write to an address mapped location uses the offset and size to control the address and size of the external operation. When performing a multi-value store, the write is done as a burst (when available) to maximize performance.

10.2.1 Non-blocking reads

The EPI Controller supports a special kind of read called a non-blocking read, also referred to as a posted read. Where a normal read stalls the processor or µDMA until the data is returned, a non-blocking read is performed in the background.

A non-blocking read is configured by writing the start address into a **EPIRADDRx** register, the size per transaction into a **EPIRSIZEx** register, and then the count of operations into a **EPIRPSTDx** register. After each read is completed, the result is written into the NBRFIFO and the **EPIRADDRx** register is incremented by the size (1, 2, or 4).

If the NBRFIFO is filled, then the reads pause until space is made available. The NBRFIFO can be configured to interrupt the processor or trigger the μ DMA based on fullness using the **EPIFIFOLVL** register. By using the trigger/interrupt method, the μ DMA (or processor) can keep space available in the NBRFIFO and allow the reads to continue unimpeded.

When performing non-blocking reads, the SDRAM controller issues two additional read transactions after the burst request is terminated. The data for these additional transfers is discarded. This situation is transparent to the user other than the additional EPI bus activity and can safely be ignored.

Two non-blocking read register sets are available to allow sequencing and ping-pong use. When one completes, the other then activates. So, for example, if 20 words are to be read from 0x100 and 10 words from 0x200, the **EPIRPSTD0** register can be set up with the read from 0x100 (with a count of 20), and the **EPIRPSTD1** register can be set up with the read from 0x200 (with a count of 10). When **EPIRPSTD0** finishes (count goes to 0), the **EPIRPSTD1** register then starts its operation. The NBRFIFO has then passed 30 values. When used with the μ DMA, it may transfer 30 values (simple sequence), or the primary/alternate model may be used to handle the first 20 in one way and the second 10 in another. It is also possible to reload the **EPIRPSTD0** register when it is finished (and the **EPIRPSTD1** register is active); thereby, keeping the interface constantly busy.

To cancel a non-blocking read, the **EPIRPSTDx** register is cleared. Care must be taken, however if the register set was active to drain away any values read into the NBRFIFO and ensure that any read in progress is allowed to complete.

To ensure that the cancel is complete, the following algorithm is used (using the **EPIRPSTD0** register for example):

```
EPIRPSTD0 = 0;
while ((EPISTAT & 0x11) == 0x10)
; // we are active and busy
// if here, then other one is active or interface no longer busy
cnt = (EPIRADDR0 - original_address) / EPIRSIZ0E; // count of values read
cnt -= values_read_so_far;
// cnt is now number left in FIFO
while (cnt--)
value = EPIREADFIFO; // drain
```

The above algorithm can be optimized in code; however, the important point is to wait for the cancel to complete because the external interface could have been in the process of reading a value when the cancel came in, and it must be allowed to complete.

10.2.2 DMA Operation

The μ DMA can be used to efficiently transfer data to and from the NBRFIFO and the WFIFO. The μ DMA has one channel for write and one for read. The write channel can be configured to copy values to the WFIFO when the WFIFO is empty. For non-blocking reads, the start address, the size per transaction, and the count of elements must be programmed in the μ DMA. The NBRFIFO level at which the μ DMA triggers the read accesses must also be programmed. Note that both non-blocking read channels can be used, and they fill the NBRFIFO such that one runs to completion, then the next one starts (they do not interleave). For blocking reads, any μ DMA channel can be used as a memory-to-memory transfer (or memory to peripheral, where some other peripheral is used). In this situation, the μ DMA is blocked when reading, thus the μ DMA is not able to service another channel until the read is done. As a result, the arbitration size should normally be programmed to one access at a time. See "Micro Direct Memory Access (μ DMA)" on page 226 for more information on configuring the μ DMA.

10.3 Initialization and Configuration

To enable and initialize the EPI block, the following steps are necessary:

- 1. Enable the EPI block using the **RCGC1** register. See page 167.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register. See page 179. To find out which GPIO port to enable, refer to Table 25-5 on page 991.
- 3. Set the GPIO AFSEL bits for the appropriate pins. See page 311. To determine which GPIOs to configure, see Table 25-5 on page 991.
- 4. Set the GPIO current level and/or slew rate as specified for the mode selected. See page 313 and page 320.
- 5. Select the mode for the EPI block to SDRAM, HB8, or general parallel use, using the MODE field in the EPI Configuration (EPICFG) register. Set the mode-specific details (if needed) using the appropriate mode configuration EPI xxx Configuration (EPIxxxCFG) and EPI xxx

Configuration 2 (EPIxxxCFG2) registers. Set the EPI Main Baud Rate (EPIBAUD) register if the baud rate must be slower than the core clock rate.

- 6. Configure the address mapping using the **EPI Address Map (EPIADDRMAP)** register. The selected start address and range is dependent on the type of external device and maximum address (as appropriate). For example, for a 512-MB SDRAM, program the ERADR field to 0x1 for address 0x60000000 or 0x2 for address 0x80000000; and program the ERSZ field to 0x3 for 512 MB. If using a non-mode and no address at all, program the EPADR field to 0x1 for address 0xA0000000 or 0x2 for address 0xC0000000; and program the EPSZ field to 0x0 for 256 bytes.
- 7. To read or write directly, use the mapped address area (configured with the EPIADDRMAP register). Up to 4 or 5 writes can be performed at once without blocking. Each read is blocked until the value is retrieved.
- 8. To perform a non-blocking read, see "Non-blocking reads" on page 344.

The following sub-sections describe the initialization and configuration for each of the modes of operation. Care must be taken to initialize everything properly to ensure correct operation. Control of the GPIO states is also important, as changes may cause the external device to interpret pin states as actions or commands (see "Register Descriptions" on page 300). Normally, a pull-up or pull-down is needed on the board to at least control the chip-select or chip-enable as the Stellaris GPIOs come out of reset in tri-state.

The Table 10-1 on page 346 table defines how EPI module signals should be connected to various external peripherals. The table applies when using a x16 SDRAM up to 512 MB.

Table 10-1. EPI Signal Connections

EPI Signal	SDRAM	Signal ^a	Host Bus 8 Signal (MODE =0x0 in EPIHB8CFG register)	Host Bus 8 Signal (MODE =0x1 in EPIHB8CFG register)	Host Bus 8 Signal (MODE =0x3 in EPIHB8CFG register)	General-Purpose Signal (D8, A20)	General- Purpose Signal (D16, A12)	General- Purpose Signal (D24, A4)	General- Purpose Signal (D32)
EPI0	A0	D0	AD0	D0	D0	D0	D0	D0	D0
EPI1	A1	D1	AD1	D1	D1	D1	D1	D1	D1
EPI2	A2	D2	AD2	D2	D2	D2	D2	D2	D2
EPI3	A3	D3	AD3	D3	D3	D3	D3	D3	D3
EPI4	A4	D4	AD4	D4	D4	D4	D4	D4	D4
EPI5	A5	D5	AD5	D5	D5	D5	D5	D5	D5
EPI6	A6	D6	AD6	D6	D6	D6	D6	D6	D6
EPI7	A7	D7	AD7	D7	D7	D7	D7	D7	D7
EPI8	A8	D8	A8	A0	-	A0	D8	D8	D8
EPI9	A9	D9	A9	A1	-	A1	D9	D9	D9
EPI10	A10	D10	A10	A2	-	A2	D10	D10	D10
EPI11	A11	D11	A11	A3	-	A3	D11	D11	D11
EPI12	A12 ^b	D12	A12	A4	-	A4	D12	D12	D12
EPI13	BA0	D13	A13	A5	-	A5	D13	D13	D13
EPI14	BA1	D14	A14	A6	-	A6	D14	D14	D14
EPI15	D.	15	A15	A7	-	A7	D15	D15	D15

EPI Signal	SDRAM Signal ^a	Host Bus 8 Signal (MODE =0x0 in EPIHB8CFG register)	Host Bus 8 Signal (MODE =0x1 in EPIHB8CFG register)	Host Bus 8 Signal (MODE =0x3 in EPIHB8CFG register)	General-Purpose Signal (D8, A20)	General- Purpose Signal (D16, A12)	General- Purpose Signal (D24, A4)	General- Purpose Signal (D32)
EPI16	DQM0	A16	A8	-	A8	A1 ^c	D16	D16
EPI17	DQM1	A17	A9	-	A9	A2	D17	D17
EPI18	CASn	A18	A10	-	A10	A3	D18	D18
EPI19	RASn	A19	A11	-	A11	A4	D19	D19
EPI20	-	A20	A12	-	A12	A5	D20	D20
EPI21	-	A21	A13	-	A13	A6	D21	D21
EPI22	-	A22	A14	-	A14	A7	D22	D22
EPI23	-	A23	A15	-	A15	A8	D23	D23
EPI24	-	A24	A16	-	A16	A9	A2 ^d	D24
EPI25	-	A25	A17	-	A17	A10	A3	D25
EPI26	-	A26	A18	FEMPTY	A18	A11	A4	D26
EPI27	-	A27	A19	FFULL	A19/iRDY ^e	A12/iRDY ^e	A5/iRDY ^e	D27
EPI28	WEn	RDn/OEn	RDn/OEn	RDn	WR	WR	WR	D28
EPI29	CSn	WRn	WRn	WRn	RD	RD	RD	D29
EPI30	CKE	ALE ^f	CSn ^g	-	Frame	Frame	Frame	D30
EPI31	CLK	Clock	Clock	Clock	Clock	Clock	Clock	D31

a. If 2 signals are listed, connect the EPI signal to both pins.

- c. A1 represents the system address bit 1 for 16-bit data access. If this signal is connected to a device that only has 16-bit data access, then EPI16 should be connected to A0. EPI[27:17] should also be connected to A[11:1] in this case.
- d. A2 represents the system address bit 2 for 32-bit data access. If this signal is connected to a device that only has 24-bit data access then EPI24 should be connected to A0. EPI[27:25] should also be connected to A[3:1} in this case.
- e. This signal is iRDY if the ${\tt RDYEN}$ bit in the EPIGPCFG register is set.
- f. The CSCFG field in the **EPIHB8CFG2** register should be configured to 0x0. This option creates an ALE pulse during the address cycle preceding the read/write cycle.
- g. The CSCFG field in the **EPIHB8CFG2** register should be configured to 0x1. This option creates a CSn that is active during the read/write cycle.

10.3.1 SDRAM mode

When activating the SDRAM mode, it is important to consider a few points:

- 1. Generally, it takes over 100 µs from when the mode is activated to when the first operation is allowed. The SDRAM controller begins the SDRAM initialization sequence as soon as the mode is selected and enabled via the EPICFG register. It is important that the GPIOs are properly configured before the SDRAM mode is enabled, as the EPI Controller is relying on the GPIO block's ability to drive the pins immediately. As part of the initialization sequence, the LOAD MODE REGISTER command is automatically sent to the SDRAM with a value of 0x27, which sets a CAS latency of 2 and a full page burst length.
- 2. The INITSEQ bit in the **EPI Status (EPISTAT)** register can be checked to determine when the initialization sequence is complete.
- 3. When using a frequency range and/or refresh value other than the default value, It is important to configure the FREQ and RFSH fields in the EPI SDRAM Configuration (EPISDRAMCFG)

b. Only for 256/512 Mb SDRAMs

register shortly after activating the mode. After the 100-µs startup time, the EPI block must be configured properly to keep the SDRAM contents stable.

4. The SLEEP bit in the **EPISDRAMCFG** register may be configured to put the SDRAM into a low-power self-refreshing state. It is important to note that the SDRAM mode must not be disabled once enabled, or else the SDRAM is no longer be clocked and the contents are lost.

The SIZE field of the **EPISDRAMCFG** register must be configured correctly based on the amount of SDRAM in the system.

The FREQ field must be configured according to the value that represents the range being used. Based on the range selected, the number of external clocks used between certain operations (for example, PRECHARGE or ACTIVATE) is determined. If a higher frequency is given than is used, then the only downside is that the peripheral is slower (uses more cycles for these delays). If a lower frequency is given, incorrect operation occurs.

The refresh count is based on the external clock speed and the number of rows per bank as well as the refresh period. The RFSH field represents how many external clock cycles remain before an AUTO-REFRESH is required. The normal formula is:

```
RFSH = (tRefresh_us / number_rows) / ext_clock_period
```

A refresh period is normally 64 ms, or 64000 μ s. The number of rows is normally 4096 or 8192. The ext_clock_period is a value expressed in μ sec and is derived by dividing 1000 by the clock speed expressed in MHz. So, 50 MHz is 1000/50=20 ns, or 0.02 μ s. A typical SDRAM is 4096 rows per bank if the core clock is running at 50 MHz with an **EPIBAUD** register value of 0:

```
RFSH = (64000/4096) / 0.02 = 15.625 µs / 0.02 µs = 781.25
```

The default value in the RFSH field is 750 decimal or 0x2EE to allow for a margin of safety and providing 15 µs per refresh. It is important to note that this number should always be smaller or equal to what is required by the above equation. For example, if running the external clock at 25 MHz (40 ns per clock period), 390 is the highest number that may be used. Note that the external clock may be 25 MHz when running the core at 25 MHz or when running the core at 50 MHz and setting the **EPIBAUD** register to 1 (divide by 2).

If a number larger than allowed is used, the SDRAM is not refreshed often enough, and data is lost. See "External Peripheral Interface (EPI)" on page 1005 for timing details for the SDRAM mode.

10.3.2 Host Bus Mode

Host Bus supports the traditional 8-bit interface popularized by the 8051devices. This interface is asynchronous and uses strobe pins to control activity.

10.3.2.1 Control Pins

The main three strobes are ALE (Address latch enable), WRn (write), and RDn (sometimes called OEn, used for read). Note that the timings are designed for older logic and so are hold-time vs. setup-time specific. To ensure proper operation on this bus, the EPI block uses two core clocks per transition to allow significant skewing of control vs. data signals. So, for example, ALE rises one EPI clock before ADDR/DA is asserted. Likewise, ALE falls (latch point) one EPI clock before DA changes or tri-states. The same approach is used for the WRn and RDn/OEn strobes.

The ALE can be changed to CSn through the **EPI Host-Bus Configuration 2 (EPIHB8CFG2)** register. The ALE is best used for Host-Bus muxed mode in which EPI address and data pins are shared. All Host-Bus accesses have an address phase then a data phase. The ALE indicates to an

external latch to capture the address then hold until the data phase. CSn is best used for Host-Bus unmuxed mode in which EPI address and data pins are separate. The CSn indicate when the address and data phases of a read or write access is occurring.

For FIFO mode, the ALE is not used, and two input holds are optionally supported to gate input and output to what the XFIFO can handle.

10.3.2.2 Speed of Transactions

The COUNT field **EPIBAUD** must be configured to set the main transaction rate based on what the slave device can support (including wiring considerations). The main control transitions are normally ½ the baud rate (COUNT = 1) because the EPI block forces data vs. control to change on alternating clocks.

Additionally, the Host Bus mode provides read and write wait states for the data portion to support different classes of device. These wait states stretch the data period (hold the rising edge of data strobe) and may be used in all four sub-modes. The wait states are set using the WRWS and RDWS bits in the **EPI Host-Bus 8 Configuration (EPIHB8CFG)** register.

10.3.2.3 Sub-Modes of Host Bus 8

The EPI controller supports four variants of the host bus model using 8 bits of data in all four cases. The four sub-modes are selected using the MODE bits in the **EPIHB8CFG** register, and are:

- 1. Address and data are muxed (address and data share EPI[7:0] with additional address at EPI[19:8]). This scheme is used by many 8051 devices, some Microchip PIC parts, and some ATmega parts. When used for standard SRAMs, a latch must be used between the microcontroller and the SRAM. This sub-mode is provided for compatibility with existing devices that support data transfers without a latch (for example, LCD controllers or CPLDs). In general, the de-muxed sub-mode should normally be used. The ALE configuration should be used in this mode, as all Host-Bus accesses have an address phase followed by a data phase. The ALE indicates to an external latch to capture the address then hold until the data phase. The ALE configuration is controlled by configuring the CSCFG field to be 0x0 in the EPIHB8CFG2 register. The CSn is best used for Host-Bus 8 unmuxed mode which EPI address and data pins are separate. The CSn will indicate when the address and data phases of a read or write access is occurring.
- 2. Address and data are separate with 8 bits of data and up to 20 bits of address (1MB). This scheme is used by more modern 8051 devices, as well as some PIC and ATmega parts. This mode is generally used with real SRAMs, many EEPROMS, and many NOR Flash memory devices. Note that there is no hardware command write support for Flash memory devices; this mode should only be used for Flash memory devices programmed at manufacturing time. If a Flash memory device must be written and does not support a direct programming model, the command mechanism must be performed in software. The CSn configuration should be used in this mode. The CSn signals indicate when the address and data phases of a read or write access is occurring. The CSn configuration is controlled by configuring the CSCFG field to be 0x1 in the EPIHB8CFG2 register.
- 3. SRAM fast mode where address and data are separate. This sub-mode is used for real SRAMs which can be read more quickly by only changing the address (and not using RDn/OEn strobing).
- 4. FIFO mode uses 8 bits of data, removes ALE and address pins and optionally adds external XFIFO FULL/EMPTY flag inputs. This scheme is used by many devices, such as radios, communication devices (including USB2 devices), and some FPGA configurations (FIFO through block RAM). This sub-mode provides the data side of the normal Host Bus interface, but is

paced by the FIFO control signals. It is important to consider that the XFIFO FULL/EMPTY control signals may stall the interface and could have an impact on blocking read latency from the processor or µDMA.

See "External Peripheral Interface (EPI)" on page 1005 for timing details for the Host-Bus 8 mode.

10.3.3 General-Purpose Mode

The **General-Purpose Mode Configuration (EPIGPCFG)** register is used to control the size of control, data, and address pins, if used. The general-purpose configuration can be used for custom interfaces with FPGAs, CPLDs, and digital data acquisition and actuator control.

It is designed for three general types of use:

- Extremely high-speed clocked interfaces to FPGAs and CPLDs. Three sizes of data and optional address are supported. Framing and clock-enable functions permit more optimized interfaces.
- General parallel GPIO. From 1 to 31 pins may be written or read, with the speed controlled by the EPIBAUD register baud rate (when used with the WFIFO and/or the NBRFIFO) or by the rate of accesses from software or μDMA.
- General custom interfaces of any speed.

The configuration allows for choice of an output clock (free-running or gated), a framing signal (with frame size), a clock-enable input (to stretch transactions), a READ and WRITE strobe, an address (of varying sizes), and data (of varying sizes). Additionally, provisions are made for separating data and address phases.

To understand the interface's possibilities, it is important to understand the optional features:

- Use of output clock or not (controlled by the CLKPIN bit in the EPIGPCFG register). Unclocked uses include general purpose I/O and asynchronous interfaces (optionally using READ and WRITE strobes). Clocked interfaces allow for higher speeds and are much easier to connect to FPGAs and CPLDs (which usually include input clocks).
- Clock, if used, may be free running or gated (using the CLKGATE bit in the EPIGPCFG register). A free-running clock requires another method for determining when data is live, such as the frame pin or READ/WRITE strobes. A gated clock approach uses a setup time model in which the clock controls when transactions are starting and stopping. Note that a gated clock can only be used when the EPIBAUD register has a value other than 0 (meaning the output clock is less than the core clock). The gated clock is held low until a new transaction is started and goes high at the end of the cycle where READ/WRITE/FRAME and address (and data if write) are emitted.
- Clock-enable input (iRDY) from the external device (controlled by the RDYEN bit in the EPIGPCFG register). The clock-enable signal uses EPI27 and may only be used with a free-running clock. RDYEN gates transactions, no matter what state they are in. In addition, RDYEN is registered internally and holds the transaction state across multiple clocks if clock-disabled. Generally, RDYEN should be changed before the falling edge of the external clock. If the EPIBAUD register is 0, an external device can stretch the current state by clearing the RDYEN bit.
- Frame pin (controlled by the FRMPIN bit in the **EPIGPCFG** register). The frame pin may be used whether the clock is output or not, and whether the clock is free running or not. It may also be used along with the clock-enable. The frame may be a pulse (one clock) or may be 50/50 split across the frame size (controlled by the FRM50 bit in the **EPIGPCFG** register). The frame count (the size of the frame as specified by the FRMCNT field in the **EPIGPCFG** register) may be between

1 and 15 clocks for pulsed and between 2 and 30 clocks for 50/50. The frame pin counts transactions and not clocks; a transaction is any clock where the READ or WRITE strobe is high (if used). So, if the FRMCNT bit is set, then the frame pin pulses every other transaction; if 2-cycle reads and writes are used, it pulses every other address phase. FRM50 must be used with this in mind as it may hold state for many clocks waiting for the next transaction.

- READ and WRITE strobes may be used (controlled by the RW bit in the **EPIGPCFG** register). For interfaces where the direction is known (in advance, related to frame size, or other means), these strobes are not needed. For most other interfaces, READ and WRITE are used so the external peripheral knows what transaction is taking place, and if any transaction is taking place. READ is used in conjunction with separating the address and data phases (2-cycle mode), as explained below.
- Separation of address/request and data phases may be used on reads and writes using the WR2CYC and RD2CYC bits in the **EPIGPCFG** register. This configuration allows the external peripheral extra time to act and is more commonly used on reads. When configured to use an address as specified by the ASIZE field in the **EPIGPCFG** register, the address is emitted on the READ cycle (first cycle) and data is expected to be returned on the next cycle (when READ is not asserted). If no address is used, then READ is asserted on the first cycle and data is captured on the second cycle (when READ is not asserted), allowing more setup time for data. If single-cycle reads are used, then data is expected to be available on the same cycle as READ using the specified setup time. To use single-cycle reads, the external peripheral must have either fast combinatorial logic (relative to clock period) or must be able to setup the data in advance.

For writes, the output may be in one or two cycles. In the two-cycle case, the address (if any) is emitted on the first cycle with WRITE and the data is emitted on the second cycle (with WRITE not asserted). Although split address and write data phases are not normally needed for logic reasons, it may be useful to make read and write timings match. If 2-cycle reads or writes are used, the RW bit is automatically set.

- Address may be emitted (controlled by the ASIZE field in the **EPIGPCFG** register). The address may be 4 bits (16 possible values), 12 bits (4096 possible values), or 20 bits (1 M possible values). Size of address limits size of data, for example, 4 bits of address supports 20 bits data in non-multiplex mode. Address comes from the bottom bits of the address used for the transaction by the processor or μDMA. The address signals may be used by the external peripheral as an address, code (command), or for other unrelated uses (such as a chip enable).
- Data may be 8 bits, 16 bits, 24 bits, or 32 bits (controlled by the DSIZE field in the EPIGPCFG register). 32-bit data cannot be used with address or clock or any other signal. 24-bit data can only be used with 4-bit address or no address. 32-bit data requires that either the WR2CYC bit or the RD2CYC bit in the EPIGPCFG register is set.
- When using the EPI as a GPIO interface, writes are FIFOed (up to 4 can be held at any time), and up to 32 pins are changed using the **EPIBAUD** clock rate. So, output pin control can be very precisely controlled as a function of time. By contrast, when writing to normal GPIOs, writes can only occur 8-bits at a time and take up to two clock cycles to complete. In addition, the write itself may be further delayed by the bus due to DMA or draining of a previous write. With both GPIO and EPI, reads may be performed directly, in which case the current pin states are read back. With EPI, the non-blocking interface may also be used to perform reads based on a fixed time rule via the **EPIBAUD** clock rate.

See "External Peripheral Interface (EPI)" on page 1005 for timing details for the General-Purpose mode.

10.4 Register Map

Table 10-2 on page 352 lists the EPI registers. The offset listed is a hexadecimal increment to the register's address, relative to the base address of 0x400D.0000. Note that the EPI controller clock must be enabled before the registers can be programmed (see page 167).

Note: A back-to-back write followed by a read of the same register reads the value that written by the first write access, not the value from the second write access. (This situation only occurs when the processor core attempts this action, the µDMA does not do this.). To read back what was just written, another instruction must be generated between the write and read. Read-write does not have this issue, so use of read-write for clear of error interrupt cause is not affected.

Table 10-2. External Peripheral Interface (EPI) Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	EPICFG	R/W	0x0000.0000	EPI Configuration	354
0x004	EPIBAUD	R/W	0x0000.0000	EPI Main Baud Rate	355
0x010	EPISDRAMCFG	R/W	0x42EE.0000	EPI SDRAM Configuration	356
0x010	EPIHB8CFG	R/W	0x0000.FF00	EPI Host-Bus 8 Configuration	358
0x010	EPIGPCFG	R/W	0x0000.FF00	EPI General-Purpose Configuration	362
0x014	EPIHB8CFG2	R/W	0x0000.0000	EPI Host-Bus 8 Configuration 2	366
0x014	EPIGPCFG2	R/W	0x0000.0000	EPI General-Purpose Configuration 2	368
0x01C	EPIADDRMAP	R/W	0x0000.0000	EPI Address Map	369
0x020	EPIRSIZE0	R/W	0x0000.0003	EPI Read Size 0	371
0x024	EPIRADDR0	R/W	0x0000.0000	EPI Read Address 0	372
0x028	EPIRPSTD0	R/W	0x0000.0000	EPI Non-Blocking Read Data 0	373
0x030	EPIRSIZE1	R/W	0x0000.0003	EPI Read Size 1	371
0x034	EPIRADDR1	R/W	0x0000.0000	EPI Read Address 1	372
0x038	EPIRPSTD1	R/W	0x0000.0000	EPI Non-Blocking Read Data 1	373
0x060	EPISTAT	R	0x0000.0000	EPI Status	375
0x06C	EPIRFIFOCNT	R	-	EPI Read FIFO Count	377
0x070	EPIREADFIFO	R	0x0000.0000	EPI Read FIFO	378
0x074	EPIREADFIFO1	R	0x0000.0000	EPI Read FIFO Alias 1	378
0x078	EPIREADFIFO2	R	0x0000.0000	EPI Read FIFO Alias 2	378
0x07C	EPIREADFIFO3	R	0x0000.0000	EPI Read FIFO Alias 3	378
0x080	EPIREADFIFO4	R	0x0000.0000	EPI Read FIFO Alias 4	378
0x084	EPIREADFIFO5	R	0x0000.0000	EPI Read FIFO Alias 5	378
0x088	EPIREADFIFO6	R	0x0000.0000	EPI Read FIFO Alias 6	378
0x08C	EPIREADFIFO7	R	0x0000.0000	EPI Read FIFO Alias 7	378

Offset	Name	Туре	Reset	Description	See page
0x200	EPIFIFOLVL	R/W	0x0000.0033	EPI FIFO Level Selects	379
0x204	EPIWFIFOCNT	R	0x0000.0000	EPI Write FIFO Count	381
0x210	EPIIM	R/W	0x0000.0000	EPI Interrupt Mask	382
0x214	EPIRIS	R	0x0000.0000	EPI Raw Interrupt Status	383
0x218	EPIMIS	R	0x0000.0000	EPI Masked Interrupt Status	385
0x21C	EPIEISC	R/W1C	0x0000.0000	EPI Error Interrupt Status and Clear	386

10.5 Register Descriptions

This section lists and describes the EPI registers, in numerical order by address offset.

Register 1: EPI Configuration (EPICFG), offset 0x000


Important: The programming of the MODE field determines which configuration register is accessed for offsets 0x010 and 0x014. Any write to the EPICFG register resets the register contents at offsets 0x010 and 0x014.

The configuration register is used to enable the block, select a mode, and select the basic pin use (based on the mode). Note that attempting to program an undefined MODE field clears the BLKEN bit and disables the EPI controller.

EPI Configuration (EPICFG)

Base 0x400D.0000 Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:5	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	BLKEN	R/W	0	Block Enable Setting this bit enables the EPI Controller.
3:0	MODE	R/W	0x0	Mode Select

Value Description

0x0 General Purpose

General-Purpose mode. Control, address, and data pins are configured using the **EPIGPCFG** and EPIGPCFG2 registers.

0x1 SDRAM

Supports SDR SDRAM. Control, address, and data pins are configured using the **EPISDRAMCFG** register.

0x2 8-Bit Host-Bus (HB8)

Host-bus 8-bit interface (also known as the MCU interface). Control, address, and data pins are configured using the **EPIHB8CFG** and **EPIHB8CFG2** registers.

0x3-0xF Reserved

Register 2: EPI Main Baud Rate (EPIBAUD), offset 0x004

The main core clock is used internally to the EPI Controller. The baud rate counter can be used to divide the core clock down to control the speed on the external interface. If the mode selected emits an external clock, this register defines the clock emitted. If the mode selected does not use a clock, this register controls the speed of changes on the external interface. Care must be taken to program this register properly so that the speed of the external bus corresponds to the speed of the external peripheral and puts acceptable current load on the pins.

The COUNT is not a straight divider or count, but is instead calculated using the following formula:


$$\frac{1}{\left(\left|\frac{\text{COUNT}}{2}\right|+1\right)\times 2}$$

So, for example, a COUNT of 0x0001 results in a clock rate of $\frac{1}{2}$ (core clock); a COUNT of 0x0002 or 0x0003 results in a clock rate of $\frac{1}{2}$ (core clock).

EPI Main Baud Rate (EPIBAUD)

Base 0x400D.0000 Offset 0x004

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	COUNT	R/W	0x0000	Baud Rate Counter

This bit field contains a counter used to divide the system clock by the count. The maximum frequency for the external baud clock is 40 MHz.

A count of 0 means the system clock is used as is.

Register 3: EPI SDRAM Configuration (EPISDRAMCFG), offset 0x010

Important: To access this register, the MODE field in the EPICFG register must be 0x1.


The SDRAM Configuration register is used to specify several parameters for the SDRAM controller. Note that this register is reset when the MODE field in the **EPICFG** register is changed. If another mode is selected and the SDRAM mode is selected again, the values must be reinitialized.

The SDRAM interface designed to interface to x16 SDR SDRAMs of 64 MHz or higher, with the address and data pins overlapped (wire ORed on the board). See Table 10-1 on page 346 for pin assignments.

EPI SDRAM Configuration (EPISDRAMCFG)

Base 0x400D.0000 Offset 0x010

Type R/W, reset 0x42EE.0000



Bit/Field	Name	Type	Reset	Description
31:30	FREQ	R/W	0x1	Frequency Range

Frequency range of core clock. This field must be configured correctly to ensure proper operation. This field does not affect the refresh counting, which is configured separately using the ${\tt RFSH}$ field (and is based on core clock rate and number of rows per bank). The ranges are:

compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

Value	Low (MHz)	High (MHz)
0x0	0	15
0x1	15	30
0x2	30	50
0x3	50	100

29:27	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
26:16	RFSH	R/W	0x2EE	Refresh Counter
				Refresh counter in core clocks. The reset value of 0x2EE provides a refresh period of 64 ms when using a 50 MHz clock.
15:10	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide

Bit/Field	Name	Туре	Reset	Description	
9	SLEEP	R/W	0	Sleep Mode	
				Value Description 1 The SDRAM is put into low power state, but is self-refreshed. 0 No effect.	
8:2	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
1:0	SIZE	R/W	0x0	Size of SDRAM	
				The value of this field affects address pins and behavior.	
				Value Description	
				0x0 64Mb (8MB)	
				0x1 128Mb (16MB)	
				0x2 256Mb (32MB)	
				0x3 512Mb (64MB)	

Register 4: EPI Host-Bus 8 Configuration (EPIHB8CFG), offset 0x010

Important: To access this register, the MODE field in the EPICFG register must be 0x2.

The Host Bus 8 sub-configuration register is activated when the HB8 mode is selected. The HB8 mode supports muxed address/data (overlay of lower 8 address and all 8 data pins), separated address/data, and address-less FIFO mode. Note that this register is reset when the MODE field in the **EPICFG** register is changed. If another mode is selected and the SDRAM mode is selected again, the values must be reinitialized.

It is intended to support SRAMs, Flash memory (read), FIFOs, CPLDs/FPGAs, and devices with an MCU/HostBus slave or 8-bit FIFO interface support.

When activated, certain pins are assigned as follows:

- EPI31 is assigned to clock
- EPI30 is assigned to ALE/CSn (not used when using an external FIFO)
- EPI29 is assigned to WRn (or WR if WRHIGH is set)
- EPI28 is assigned to RDn/OEn
- EPI27 down to EPI8 are assigned to address for all but FIFO sub-mode
- EPI27 is assigned to FFULL (XFIFO full) when in FIFO sub-mode and XFFEN is set
- EPI26 is assigned to FEMPTY (XFIFO empty) when in FIFO sub-mode and XFEEN is set
- EPI7 down to EPI0 are assigned to data (D[7:0]) in all sub-modes, and address low (A[7:0]) in muxed AD sub-mode

See Table 10-1 on page 346 for more on pin assignments.

If less address pins are required, the corresponding GPIO's AFSEL (page 311) should not be enabled (so the EPI controller does not drive those pins, and they are available as standard GPIOs).


There is no direct chip enable (CE) model. Instead, CE can be handled in one of three ways:

- Manually control via GPIOs.
- 2. Associate one or more upper address pins to CE. Because CE is normally CEn, lower addresses are not used. For example, if pins EPI27 and EPI26 are used for Device 1 and 0 respectively, then address 0x6800.0000 accesses Device 0 (Device 1 has its CEn high), and 0x6400.0000 accesses Device 1 (Device 0 has its CEn high). The pull-up behavior on the corresponding GPIOs must be properly configured to ensure that the pins are disabled when the interface is not in use.
- With certain SRAMs, the ALE can be used as CEn because the address remains stable after the ALE strobe. The subsequent WRn or RDn signals write or read when ALE is low thus providing CEn functionality.

EPI Host-Bus 8 Configuration (EPIHB8CFG)

Base 0x400D.0000 Offset 0x010

Type R/W, reset 0x0000.FF00



Value Description

- 1 An external FIFO empty signal can be used to control read cycles. If this bit is set and the external FIFO empty signal is high, XFIFO reads are stalled.
- No effect.

21	WRHIGH	R/W	0	WRITE Strobe Polarity
----	--------	-----	---	-----------------------

Value Description

- 1 The WRITE strobe is WRn (active low).
- 0 The WRITE strobe is WR (active high).

20 RDHIGH R/W 0 READ Strobe Polarity

Value Description

- 1 The READ strobe is RDn (active low).
- The READ strobe is RD (active high).

19:16	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide
				compatibility with future products, the value of a reserved bit should be
				preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
15:8	MAXWAIT	R/W	0xFF	Maximum Wait
				This field defines the maximum number of external clocks to wait while an external FIFO ready signal is holding off a transaction (FFULL and FEMPTY).
				When this field is clear, the transaction is held off forever.
7:6	WRWS	R/W	0x0	Write Wait States
				This field adds wait states to the data phase (the address phase is not affected). The effect is to delay the rising edge of WRn (or the falling edge of WR).
				Value Description
				0x0 No wait states
				0x1 1 wait state
				0x2 2 wait states
				0x3 3 wait states
				This field is used in conjunction with the EPIBAUD register.
5:4	RDWS	R/W	0x0	Read Wait States
				This field adds wait states to the data phase (the address phase is not affected). The effect is to delay the rising edge of RDn/Oen (or the falling edge of RD).
				Value Description
				0x0 No wait states
				0x1 1 wait state
				0x2 2 wait states
				0x3 3 wait states
				This field is used in conjunction with the EPIBAUD register.
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

This mode adds XFIFO controls with sense of XFIFO full and

XFIFO empty. This mode uses no address or ALE.

Bit/Field	Name	Туре	Reset	Description
1:0	MODE	R/W	0x0	Host Bus Sub-Mode
				This field determines which of four Host Bus 8 sub-modes to use. Sub-mode use is determined by the connected external peripheral.
				Value Description
				0x0 ADMUX – AD[7:0]
				Data and Address are muxed on EPI[7:0] and additional address is at EPI[27:8].
				0x1 ADNONMUX – D[7:0]
				Data and address are separate. D[7:0] are on EPI[7:0] and A[19:0] are on EPI[27:8].
				0x2 SRAM
				This mode is the same as ADNONMUX, but uses address switch for multiple reads vs. OEn.
				0x3 XFIFO – D[7:0]

Register 5: EPI General-Purpose Configuration (EPIGPCFG), offset 0x010

Important: To access this register, the MODE field in the EPICFG register must be 0x0.

The General-Purpose configuration register is used to control the size of control, data, and address pins, if used. This mode can be used for custom interfaces with FPGAs, CPLDs, and for digital data acquisition and actuator control. Note that this register is reset when the MODE field in the **EPICFG** register is changed. If another mode is selected and the SDRAM mode is selected again, the register the values must be reinitialized.

This mode is designed for 3 general types of use:


- Extremely high-speed clocked interfaces to FPGAs and CPLDs, with 3 sizes of data and optional address. Framing and clock-enable permit more optimized interfaces.
- General parallel GPIO. From 1 to 31 pins may be written or read, with the speed controlled by setting the baud rate in the EPIBAUD register (when used with the NBRFIFO and/or the WFIFO) or by rate of accesses from software or μDMA.
- General custom interfaces of any speed.


The configuration allows for choice of an output clock (free running or gated), a framing signal (with frame size), a clock-enable input (to stretch transactions), READ and WRITE strobes, address of varying sizes, and data of varying sizes. Additionally, provisions are made for splitting address and data phases on the external interface.

EPI General-Purpose Configuration (EPIGPCFG)

Base 0x400D.0000 Offset 0x010

Type R/W, reset 0x0000.FF00





Value Description

- 1 EPI31 functions as a clock output.
- 0 No clock output.

The clock is generated from the $\mbox{\bf EPIBAUD}$ register (as is the core clock which is divided down from it).

Bit/Field	Name	Туре	Reset	Description		
30	CLKGATE	R/W	0	Clock Gated		
				Value Description		
				1 The clock is output only when there is data to write or read (current transaction); otherwise the clock is held low.		
				0 The clock is free running.		
				Note that EPI27 is an iRDY signal if RDYEN is set. CLKGATE is ignored if CLKPIN is 0 or if the EPIBAUD register is cleared.		
29	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.		
28	RDYEN	R/W	0	Ready Enable		
				Value Description		
				1 The external peripheral drives an iRDY signal into pin EPI27.		
				0 The external peripheral does not drive an iRDY signal and is assumed to be ready always.		
				The ready enable signal may only be used with a free-running clock (CLKGATE=0).		
				The external iRDY signal is sampled on the rising edge of the clock. Setup and hold times must be met to ensure registration on the next rising clock edge.		
				This bit is ignored if CLKPIN is 0 or CLKGATE is 1.		
27	FRMPIN	R/W	0	Framing Pin		
				Value Description		
				1 A framing signal is output on EPI30.		
				0 No framing signal.		
				Framing has no impact on data itself, but forms a context for the external peripheral. When used with a free-running clock, FRAME forms the valid signal. When used with a gated clock, it is usually used to form a frame size.		
26	FRM50	R/W	0	50/50 Frame		
				Value Description		
				1 The FRAME signal is output as 50/50 duty cycle using count (see FRMCNT).		
				0 The FRAME signal is output as a single pulse, and then held low for the count.		

This bit is ignored if ${\tt FRMPIN}$ is 0.

Bit/Field	Name	Туре	Reset	Description
25:22	FRMCNT	R/W	0x0	Frame Count
				This field specifies the size of the frame in clocks. The frame counter is used to determine the frame size. The count is FRMCNT+1. So, a FRMCNT of 0 forms a pure transaction valid signal (held high during transactions, low otherwise).
				A FRMCNT of 0 with FRM50 set inverts the FRAME signal on each transaction. A FRMCNT of 1 means FRAME is inverted every other transaction; a value of 15 means every sixteenth transaction.
				If ${\tt FRM50}$ is set, the frame is held high for ${\tt FRMCNT+1}$ transactions, then held low for that many transactions, and so on.
				If ${\tt FRM50}$ is clear, the frame is pulsed high for one clock and then low for ${\tt FRMCNT}$ clocks.
				This field is ignored if FRMPIN is 0.
21	RW	R/W	0	Read and Write
				Value Description
				1 READ and WRITE strobes are asserted on EPI29 and EPI28. READ is asserted high on the rising edge of the clock when a read is being performed. WRITE is asserted high on the rising edge of the clock when a write is being performed
				READ and WRITE strobes are not output.
				This bit is forced to 1 when RD2CYC and/or WR2CYC is 1.
20	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	WR2CYC	R/W	0	2-Cycle Writes
				Value Description
				Writes are two cycles long, with address on one cycle (with the WRITE strobe asserted) and data written on the following cycle (with WRITE strobe de-asserted). The next address (if any) is in the cycle following.
				0 Data is output on the same cycle as the address.
				When this bit is set, then the RW bit is forced to be set.
18	RD2CYC	R/W	0	2-Cycle Reads
				Value Description
				1 Reads are two cycles, with address on one cycle (with the READ strobe asserted) and data captured on the following cycle (with READ strobe de-asserted). The next address (if any) is in the cycle following.
				0 Data is captured on the cycle with READ strobe asserted.
				When this bit is set, then the RW bit is forced to be set.
17:16	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
15:8	MAXWAIT	R/W	0xFF	Maximum Wait
				This field defines the maximum number of external clocks to wait while an external clock-enable (see RDYEN) is holding off a transaction. If this field is 0, the transaction is held forever. If the maximum wait of 255 clocks (MAXWAIT=0xFF) is exceeded, an error interrupt occurs and the transaction is aborted/ignored.
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:4	ASIZE	R/W	0x0	Address Bus Size
				This field defines the size of the address bus (starting at EPI8, EPI16, or EPI24, depending on size). Subsets of these numbers can be created by disabling the AFSEL for the corresponding GPIOs. Also, if RDYEN is 1, then the address sizes are 1 smaller (3, 11, 19).
				The values are:
				Value Description
				0x0 No address
				0x1 4 Bits Wide (EPI24 to EPI27)
				0x2 12 Bits Wide (EPI16 to EPI27). This size cannot be used with 24-bit data.
				0x3 20 Bits Wide
				(EPI8 to EPI27). This size cannot be used with data sizes other than 8.
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1:0	DSIZE	R/W	0x0	Size of Data Bus
				This field defines the size of the data bus (starting at EPI0). Subsets of these numbers can be created by disabling the AFSEL for the corresponding GPIOs. Note that size 32 may not be used with clock, frame, address, or other control.
				The values are:
				Value Description
				0x0 8 Bits Wide (EPIO to EPI7)
				0x1 16 Bits Wide (EPI0 to EPI15)
				0x2 24 Bits Wide (EPIO to EPI23)
				0x3 32 Bits Wide (EPI0 to EPI31). This size may not be used with a clock. This value is normally used for acquisition input and actuator control as well as other general-purpose uses that require 32 bits per direction.

Register 6: EPI Host-Bus 8 Configuration 2 (EPIHB8CFG2), offset 0x014

Tempest RevB


Important: To access this register, the MODE field in the EPICFG register must be 0x1.

This register is used to configure operation while in Host-Bus 8 mode. Note that this register is reset when the MODE field in the EPICFG register is changed. If another mode is selected and the Host-Bus 8 mode is selected again, the values must be reinitialized.

EPI Host-Bus 8 Configuration 2 (EPIHB8CFG2)

Base 0x400D.0000 Offset 0x014

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31	WORD	R/W	0x0	Word Access Mo

By default, the EPI controller uses data bits [7:0] for Host-Bus 8 accesses. When using Word Access mode, the EPI controller can automatically route bytes of data onto the correct byte lanes such that data can be stored in bits [31:8].

Value Description

- Word Access mode is disabled.
- Word Access mode is enabled.

Software should not rely on the value of a reserved bit. To provide 30:26 reserved RO 0x000.0000 compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
25:24	CSCFG	R/W	0x0	Chip Select Configuration
				This field controls the chip select options, including an ALE format and a chip select format.
				Value Description
				0x0 ALE Configuration
				EPI30 is used as an address latch (ALE). When using this mode, the address and data should be muxed (HB8MODE field in the CPIHB8CFG register should be configured to 0x0). If needed, the address can be latched by external logic.
				0x1 CSn Configuration
				EPI30 is used as a Chip Select (CSn). When using this mode, the address and data should not be muxed (HB8MODE field in the CPIHB8CFG register should be configured to 0x1). In this mode, the WR signal (EPI29) and the RD signal (EPI28) are used to latch the address when CSn is low.
				0x2-0x3 reserved
25:0	reserved	RO	0x000.0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 7: EPI General-Purpose Configuration 2 (EPIGPCFG2), offset 0x014

Tempest RevB


Important: To access this register, the MODE field in the EPICFG register must be 0x1.

This register is used to configure operation while in General-Purpose sub-mode. Note that this register is reset when the MODE field in the EPICFG register is changed. If another mode is selected and the General-Purpose mode is selected again, the values must be reinitialized.

EPI General-Purpose Configuration 2 (EPIGPCFG2)

Base 0x400D.0000 Offset 0x014

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31	WORD	R/W	0x0	Word Access Mod

By default, the EPI controller uses data bits [7:0] for Host-Bus 8 accesses. When using Word Access mode, the EPI controller can automatically route bytes of data onto the correct byte lanes such that data can be stored in bits [31:8].

Value Description

- Word Access mode is disabled.
- Word Access mode is enabled.

30:0 Software should not rely on the value of a reserved bit. To provide reserved RO 0x000.0000 compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 8: EPI Address Map (EPIADDRMAP), offset 0x01C

This register enables address mapping. The EPI controller can directly address memory and peripherals. In addition, the EPI controller supports address mapping to allow indirect accesses in the External RAM and External Peripheral areas. Note that use of either one does not affect how the EPI Controller behaves, but care must be taken not to overlap memory regions.

EPI Address Map (EPIADDRMAP)

Base 0x400D.0000

Offset 0x01C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:6	EPSZ	R/W	0x0	External Peripheral Size

This field selects the size of the external peripheral. If the size of the external peripheral is larger, a bus fault occurs. If the size of the external peripheral is smaller, it wraps (upper address bits unused):

Value Description

0x0 0x100 (256)

0x1 0x1.0000 (64 KB)

0x2 0x100.0000 (16 MB)

0x3 0x2000.0000 (512 MB)

5:4 EPADR R/W 0x0 External Peripheral Address

This field selects address mapping for the external peripheral area:

Value Description

0x0 Not mapped

0x1 At 0xA000.0000

0x2 At 0xC000.0000

0x3 reserved

Bit/Field	Name	Туре	Reset	Description
3:2	ERSZ	R/W	0x0	External RAM Size
				This field selects the size of mapped RAM. If the size of the external memory is larger, a bus fault occurs. If the size of the external memory is smaller, it wraps (upper address bits unused):
				Value Description
				0x0 0x100 (256)
				0x1 0x1.0000 (64KB)
				0x2 0x100.0000 (16MB)
				0x3 0x2000.0000 (512MB)
1:0	ERADR	R/W	0x0	External RAM Address
				Selects address mapping for external RAM area:
				Value Description
				0x0 Not mapped
				0x1 At 0x6000.0000
				0x2 At 0x8000.0000
				0x3 reserved

Register 9: EPI Read Size 0 (EPIRSIZE0), offset 0x020 Register 10: EPI Read Size 1 (EPIRSIZE1), offset 0x030

This register selects the size of transactions when performing non-blocking reads with the **EPIRPSTD** registers. This size affects how the external address is incremented.

The SIZE field must match the external data width as configured in the **EPIHB8CFG** or **EPIGPCFG** register (see Table 10-1 on page 346).

SDRAM mode uses a 16-bit data interface. If SIZE is 0x1, data is returned on the least significant bits (D[7:0]), and the remaining bits D[31:8] are all zeros, therefore the data on bits D[15:8] is lost.. If SIZE is 0x2, data is returned on the least significant bits (D[15:0]), and the remaining bits D[31:16] are all zeros.

Note that changing this register while a read is active has an unpredictable effect.

EPI Read Size 0 (EPIRSIZE0)

Base 0x400D.0000 Offset 0x020

Type R/W, reset 0x0000.0003

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'	'	'			'	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	'	•	·		rese	rved							SIZ	ZE
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1:0	SIZE	R/W	0x3	Current Size

Value Description

0x0 reserved

0x1 Byte (8 bits)

0x2 Half-word (16 bits)

0x3 Word (32 bits)

Register 11: EPI Read Address 0 (EPIRADDR0), offset 0x024 Register 12: EPI Read Address 1 (EPIRADDR1), offset 0x034


This register holds the current address value. When performing non-blocking reads via the **EPIRPSTD** registers, this register's value forms the address (when used by the mode). That is, when a **EPIRPSTD** register is written with a non-0 value, this register is used as the first address. After each read, it is incremented by the size specified by the corresponding **EPIRSIZE** register. Thus at the end of a read, this register contains the next address for the next read. For example, if the last read was 0x20, and the size is word, then the register contains 0x24. When a non-blocking read is cancelled, this register contains the next address that would have been read had it not been cancelled. For example, if reading by bytes and 0x103 had been read but not 0x104, this register contains 0x104. In this manner, the system can determine the number of values in the NBRFIFO to drain.

Note that changing this register while a read is active has an unpredictable effect due to race condition.

EPI Read Address 0 (EPIRADDR0)

Base 0x400D.0000 Offset 0x024

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:29	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
28:0	ADDR	R/W	0x000.0000	Current Address

Next address to read.

Register 13: EPI Non-Blocking Read Data 0 (EPIRPSTD0), offset 0x028 Register 14: EPI Non-Blocking Read Data 1 (EPIRPSTD1), offset 0x038

This register sets up a non-blocking read via the external interface. A non-blocking read is started by writing to this register with the count (other than 0). Clearing this register terminates an active non-blocking read as well as cancelling any that are pending. This register should always be cleared before writing a value other than 0; failure to do so can cause improper operation.

The first address is based on the corresponding **EPIRADDR** register. The address register is incremented by the size specified by the **EPIRSIZE** register after each read. If the size is less than a word, only the least significant bits of data are filled into the NBRFIFO; the most significant bits are cleared.

Note that all three registers may be written using one STM instruction, such as with a structure copy in C/C++.

The data may be read from the **EPIREADFIFO** register after the read cycle is completed. The interrupt mechanism is normally used to trigger the FIFO reads via ISR or µDMA.

If the countdown has not reached 0 and the NBRFIFO is full, the external interface waits until a NBRFIFO entry becomes available to continue.


Note: if a blocking read or write is performed through the address mapped area (at 0x6000.0000 through 0xCFFF.FFFF), any current non-blocking read is paused (at the next safe boundary), and the blocking request is inserted. After completion of any blocking reads or writes, the non-blocking reads continue from where they were paused.

The other way to read data is via the address mapped locations (see the **EPIADDRMAP** register), but this method is blocking (core or μ DMA waits until result is returned).

To cancel a non-blocking read, clear this register. To make sure that all values read are drained from the NBRFIFO, the **EPISTAT** register must be consulted to be certain that bits NBRBUSY and ACTIVE are cleared. One of these registers should not be cleared until either the other **EPIRPSTDx** register becomes active or the external interface is not busy. At that point, the corresponding **EPIRADDR** register indicates how many values were read.

EPI Non-Blocking Read Data 0 (EPIRPSTD0)

Base 0x400D.0000 Offset 0x028 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
12:0	POSTCNT	R/W	0x000	Post Count
				A write of a non-zero value starts a read operation for that count. Note that it is the software's responsibility to handle address wraparound.
				Reading this register provides the current count.
				A write of 0 cancels a non-blocking read (whether active now or pending).
				Prior to writing a non-zero value, this register must first be cleared.

Register 15: EPI Status (EPISTAT), offset 0x060

This register indicates which non-blocking read register is currently active; it also indicates whether the external interface is busy performing a write or non-blocking read (it cannot be performing a blocking read, as the bus would be blocked and as a result, this register could not be accessed).


This register is useful to determining which non-blocking read register is active when both are loaded with values and when implementing sequencing or sharing.

This register is also useful when canceling non-blocking reads, as it shows how many values were read by the canceled side.

EPI Status (EPISTAT)

Base 0x400D.0000 Offset 0x060

Type R, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description				
31:10	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.				
9	CELOW	R	0	Clock Enable Low				
				This bit provides information on the clock status when in general-purpose mode and the ${\tt RDYEN}$ bit is set.				
				Value Description				
				1 The external device is gating the clock (iRDY is low).				
				Attempts to read or write in this situation are stalled until the clock is enabled or the counter times-out on MAXWAIT.				
				0 The external device is not gating the clock.				
8	XFFULL	R	0	External FIFO Full				

This bit provides information on the XFIFO when in the FIFO sub-mode of the Host Bus 8 mode with the XFFEN bit set in the **EPIHB8CFG** register. The EPI26 signal reflects the status of this bit.

Value Description

- The XFIFO is signaling as full (the FIFO full signal is high).

 Attempts to write in this case are stalled until the XFIFO full signal goes low or the counter times-out on MAXWAIT.
- 0 The external device is not gating the clock.


Bit/Field	Name	Туре	Reset	Description					
7	XFEMPTY	R	0	External FIFO Empty					
				This bit provides information on the XFIFO when in the FIFO sub-mode of the Host Bus 8 mode with the XFEEN bit set in the EPIHB8CFG register. The EPI27 signal reflects the status of this bit.					
				Value Description					
				1 The XFIFO is signaling as empty (the FIFO empty signal is high).					
				Attempts to read in this case are stalled until the XFIFO empty signal goes low or the counter times-out on MAXWAIT.					
				0 The external device is not gating the clock.					
6	INITSEQ	R	0	Initialization Sequence					
				Value Description					
				1 The SDRAM interface is running through the wakeup period (greater than 100 μ s).					
				If an attempt is made to read or write the SDRAM during this period, the access is held off until the wakeup period is complete.					
				0 The SDRAM interface is not in the wakeup period.					
5	WBUSY	R	0	Write Busy					
				Value Description					
				1 The external interface is performing a write.					
				The external interface is not performing a write.					
4	NBRBUSY	R	0	Non-Blocking Read Busy					
				Value Description					
				1 The external interface is performing a non-blocking read, or if the non-blocking read is paused due to a write.					
				0 The external interface is not performing a non-blocking read.					
3:1	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.					
0	ACTIVE	R	0	Register Active					
				Value Description					
				1 The EPIRPSTD1 register is active.					
				0 If NBRBUSY is set, the EPIRPSTD0 register is active.					
				If the ${\tt NBRBUSY}$ bit is clear, then neither $\textbf{EPIRPSTDx}$ register is active.					

Register 16: EPI Read FIFO Count (EPIRFIFOCNT), offset 0x06C

This register returns the number of values in the NBRFIFO (the data in the NBRFIFO can be read via the **EPIREADFIFO** register). A race is possible, but that only means that more values may come in after this register has been read.

EPI Read FIFO Count (EPIRFIFOCNT)

Base 0x400D.0000 Offset 0x06C Type R, reset -



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2.0	COLINT	R	_	FIFO Count

Number of filled entries in the NBRFIFO.

Register 17: EPI Read FIFO (EPIREADFIFO), offset 0x070

Register 18: EPI Read FIFO Alias 1 (EPIREADFIFO1), offset 0x074

Register 19: EPI Read FIFO Alias 2 (EPIREADFIFO2), offset 0x078

Register 20: EPI Read FIFO Alias 3 (EPIREADFIFO3), offset 0x07C

Register 21: EPI Read FIFO Alias 4 (EPIREADFIFO4), offset 0x080

Register 22: EPI Read FIFO Alias 5 (EPIREADFIFO5), offset 0x084

Register 23: EPI Read FIFO Alias 6 (EPIREADFIFO6), offset 0x088


Register 24: EPI Read FIFO Alias 7 (EPIREADFIFO7), offset 0x08C

This register returns the contents of the NBRFIFO or 0 if the NBRFIFO is empty. Each read returns the data that is at the top of the NBRFIFO, and then empties that value from the NBRFIFO. The alias registers can be used with the LDMIA instruction for more efficient operation (for up to 8 registers). See *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the LDMIA instruction.

EPI Read FIFO (EPIREADFIFO)

Base 0x400D.0000 Offset 0x070

Type R, reset 0x0000.0000



This field contains the data that is at the top of the NBRFIFO. After being read, the NBRFIFO entry is removed.

Register 25: EPI FIFO Level Selects (EPIFIFOLVL), offset 0x200

This register allows selection of the FIFO levels which trigger an interrupt to the core or, more efficiently, a DMA request to the μ DMA. The NBRFIFO select triggers on fullness such that it triggers on match or above (more full). The WFIFO triggers on emptiness such that it triggers on match or below (less entries).

It should be noted that the FIFO triggers are not identical to other such FIFOs in Stellaris[®] peripherals. In particular, empty and full triggers are provided to avoid wait states when using blocking operations.

The settings in this register are only meaningful if the µDMA is active or the interrupt is enabled.

Additionally, this register allows protection against writes stalling and notification of performing blocking reads which stall for extra time due to preceding writes. The two functions behave in a non-orthogonal way because read and write are not orthogonal.


The write error bit configures the system such that an attempted write to an already full WFIFO abandons the write and signals an error interrupt to prevent accidental latencies due to stalling writes.

The read error bit configures the system such that after a read has been stalled due to any preceding writes in the WFIFO, the error interrupt is generated. Note that the excess stall is not prevented, but an interrupt is generated after the fact to notify that it has happened.

EPI FIFO Level Selects (EPIFIFOLVL)

Base 0x400D.0000 Offset 0x200

Type R/W, reset 0x0000.0033



Bit/Field	Name	Туре	Reset	Description
31:18	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
17	WFERR	R/W	0	Write Full Error

Value Description

- 1 This bit enables the Write Full error interrupt (WTFULL in the EPIIC register) to be generated when a write is attempted and the WFIFO is full. The write stalls until a WFIFO entry becomes available.
- The Write Full error interrupt is disabled. Writes are stalled when the WFIFO is full until a space becomes available but an error is not generated. Note that the Cortex-M3 write buffer may hide that stall if no other memory transactions are attempted during that time

Bit/Field	Name	Туре	Reset	Description			
16	RSERR	R/W	0	Read Stall Error			
				Value Description			
				This bit enables the Read Stalled error interrupt (RSTALL in the EPIIC register) to be generated when a read is attempted and the WFIFO is not empty. The read is still stalled during the time the WFIFO drains, but this error notifies the application that this excess delay has occurred.			
				The Read Stalled error interrupt is disabled. Reads behave as normal and are stalled until any preceding writes have completed and the read has returned a result.			
				Note that the configuration of this bit has no effect on non-blocking reads.			
15:7	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.			
6:4	WRFIFO	R/W	0x3	Write FIFO			
				This field configures the trigger point for the WFIFO.			
				Value Description			
				0x0 Trigger when there are 1 to 4 spaces available in the WFIFO.			
				0x1 reserved			
				0x2 Trigger when there are 1 to 3 spaces available in the WFIFO.			
				0x3 Trigger when there are 1 to 2 spaces available in the WFIFO.			
				0x4 Trigger when there is 1 space available in the WFIFO.			
				0x5-0x7 reserved			
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.			
2:0	RDFIFO	R/W	0x3	Read FIFO			
				This field configures the trigger point for the NBRFIFO.			
				Value Description			
				0x0 reserved			
				0x1 Trigger when there are 1 or more entries in the NBRFIFO.			
				0x2 Trigger when there are 2 or more entries in the NBRFIFO.			
				0x3 Trigger when there are 4 or more entries in the NBRFIFO.			
				0x4 Trigger when there are 6 or more entries in the NBRFIFO.			
				0x5 Trigger when there are 7 or more entries in the NBRFIFO.			
				0x6 Trigger when there are 8 entries in the NBRFIFO.			
				0x7 reserved			

Register 26: EPI Write FIFO Count (EPIWFIFOCNT), offset 0x204

This register contains the number of slots currently available in the WFIFO. This register may be used for polled writes to avoid stalling and for blocking reads to avoid excess stalling (due to undrained writes). An example use for writes may be:


```
for (idx = 0; idx < cnt; idx++) {
while (EPIWFIFOCNT == 0);
*ext_ram = *mydata++;
}</pre>
```

The above code ensures that writes to the address mapped location do not occur unless the WFIFO has room. Although polling makes the code wait (spinning in the loop), it does not prevent interrupts being serviced due to bus stalling.

EPI Write FIFO Count (EPIWFIFOCNT)

Base 0x400D.0000 Offset 0x204

Type R, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	WTAV	R	0x0	Available Write Transactions

The number of write transactions available in the WFIFO.

When clear, a write is stalled waiting for a slot to become free (from a preceding write completing).

Register 27: EPI Interrupt Mask (EPIIM), offset 0x210

This register is the interrupt mask set or clear register. For each interrupt source (read, write, and error), a mask value of 1 allows the interrupt source to trigger an interrupt to the interrupt controller; a mask value of 0 prevents the interrupt source from triggering an interrupt.

Note that interrupt masking has no effect on µDMA, which operates off the raw source of the read and write interrupts.

EPI Interrupt Mask (EPIIM)

Base 0x400D.0000


Bit/Field

Name

Туре

Reset

Offset 0x210 Type R/W, reset 0x0000.0000



Description

		71		
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	WRIM	R/W	0	Write Interrupt Mask
				Value Description
				WRRIS in the EPIRIS register is not masked and can trigger an interrupt to the interrupt controller.
				0 WRRIS in the EPIRIS register is masked and does not cause an interrupt.
1	RDIM	R/W	0	Read Interrupt Mask
				Value Description
				1 RDRIS in the EPIRIS register is not masked and can trigger an interrupt to the interrupt controller.
				0 RDRIS in the EPIRIS register is masked and does not cause an interrupt.
0	ERRIM	R/W	0	Error Interrupt Mask
				Value Description

Value Description

- ERRIS in the EPIRIS register is not masked and can trigger an interrupt to the interrupt controller.
- ERRIS in the EPIRIS reigister is masked and does not cause an interrupt.

Register 28: EPI Raw Interrupt Status (EPIRIS), offset 0x214

This register is the raw interrupt status register. On a read, it gives the current state of each interrupt source. A write has no effect.

Note that raw status for read and write is set or cleared based on FIFO fullness as controlled by **EPIFIFOLVL**.

Raw status for error is held until the error is cleared by writing to the **EPIIC** register.


EPI Raw Interrupt Status (EPIRIS)

Name

Base 0x400D.0000 Offset 0x214

Bit/Field

Type R, reset 0x0000.0000



		71		p
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	WRRIS	R	0	Write Raw Interrupt Status

Description

Value Description

- 1 The number of available entries in the WFIFO is within the range specified by the trigger level (the WRFIFO field in the EPIFIFOLVL register).
- The number of available entries in the WFIFO is above the range specified by the trigger level.

This bit is cleared when the level in the WFIFO is above the trigger point programmed by the \mathtt{WRFIFO} field.

1 RDRIS R 0 Read Raw Interrupt Status

Type

Reset

Value Description

- 1 The number of valid entries in the NBRFIFO is within the range specified by the trigger level (the RDFIFO field in the EPIFIFOLVL register).
- The number of valid entries in the NBRFIFO is below the range specified by the trigger level.

This bit is cleared when the level in the NBRFIFO is below the trigger point programmed by the ${\tt RDFIFO}$ field.

Bit/Field	Name	Type	Reset	Description
0	ERRRIS	R	0	Error Raw Interrupt Status

The error interrupt occurs in the following situations:

- WFIFO Full. For a full WFIFO to generate an error interrupt, the WFERR bit in the EPIFIFOLVL register must be set.
- Read Stalled. For a stalled read to generate an error interrupt, the RSERR bit in the EPIFIFOLVL register must be set.
- Timeout. If the MAXWAIT field in the EPIGPCFG register is configured to a value other than 0, a timeout error occurs when iRDY or XFIFO not-ready signals hold a transaction for more than the count in MAXWAIT.

Value Description

- 1 A WFIFO Full, a Read Stalled, or a Timeout error has occurred.
- O An error has not occurred.

To determine which error occurred, read the status of the **EPI Error Interrupt Status and Clear (EPIEISC)** register. This bit is cleared by writing a 1 to the bit in the **EPIEISC** register that caused the interrupt.

Register 29: EPI Masked Interrupt Status (EPIMIS), offset 0x218


This register is the masked interrupt status register. On read, it gives the current state of each interrupt source (read, write, and error) after being masked via the **EPIIM** register. A write has no effect.

The values returned are the ANDing of the **EPIIM** and **EPIRIS** registers. If a bit is set in this register, the interrupt is sent to the interrupt controller.

EPI Masked Interrupt Status (EPIMIS)

Base 0x400D.0000

Offset 0x218
Type R, reset 0x0000.0000



					ı			1					1			l I
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R 0	R 0	R 0
	-		-		-		•		-		-	-				•
Е	Bit/Field		Nam	e	Тур	е	Reset	Descr	iption							
	31:3		reserv	ed .	RO)	0x0000.000	compa	atibility	with futu	ıre prod	he value ucts, the dify-write	value of	a reserv	•	
	2		WRM	IIS	R		0	Write	Maske	d Interru	pt Statu	s				
								Value	Desc	ription						
								1	spec EPIF	ified by t	he trigge register	ole entries er level (t) and the rrupt to tl	he WRFI WRIM bi	FO field t in the E	in the PIIM re	· ·
								0				ole entries er level o				•
	1		RDM	IS	R		0	Read	Maske	ed Interru	ıpt Statu	S				

Value Description

- The number of valid entries in the NBRFIFO is within the range specified by the trigger level (the RDFIFO field in the EPIFIFOLVL register) and the RDIM bit in the EPIIM register is set, triggering an interrupt to the interrupt controller.
- The number of valid entries in the NBRFIFO is below the range specified by the trigger level or the interrupt is masked.

0 ERRMIS R 0 Error Masked Interrupt Status

Value Description

- 1 A WFIFO Full, a Read Stalled, or a Timeout error has occurred and the ERIM bit in the EPIIM register is set, triggering an interrupt to the interrupt controller.
- 0 An error has not occurred or the interrupt is masked.


Register 30: EPI Error Interrupt Status and Clear (EPIEISC), offset 0x21C

This register is used to clear a pending error interrupt. If any of these bits are set, the ERRRIS bit in the EPIRIS register is set, and an EPI controller error is sent to the interrupt controller if the ERIM bit in the EPIIM register is set. Clearing any defined bit has no effect; setting a bit clears the error source and the raw error returns to 0. Note that writing to this register and reading back immediately (pipelined by the processor) returns the old register contents. One cycle is needed between write and read.

EPI Error Interrupt Status and Clear (EPIEISC)

Base 0x400D.0000

Offset 0x21C Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description			
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.			
2	WTFULL	R/W1C	0	Write FIFO Full Error			
				Value Description			
				1 The WFERR bit is enabled and a write is stalled due to the WFIFO being full.			
				0 The WFERR bit is not enabled or no writes are stalled.			
				Writing a 1 to this bit clears it and the WFERR bit in the EPIFIFOLVL register.			
1	RSTALL	R/W1C	0	Read Stalled Error			

Value Description

- The RSERR bit is enabled and a pending read is stalled due to writes in the WFIFO.
- The RSERR bit is not enabled pr no pending reads are stalled.

Writing a 1 to this bit clears it and the RSERR bit in the EPIFIFOLVL register.

Bit/Field	Name	Type	Reset	Description
0	TOUT	R/W1C	0	Timeout Error

This bit is the timeout error source. The timeout error occurs when the iRDY or XFIFO not-ready signals hold a transaction for more than the count in ${\tt MAXWAIT}$ (when not 0).

Value Description

- 1 A timeout error has occurred.
- 0 No timeout error has occurred.

Writing a 1 to bit this clears it.

11 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris General-Purpose Timer Module (GPTM) contains four GPTM blocks (Timer 0, Timer 1, Timer 2, and Timer 3). Each GPTM block provides two 16-bit timers/counters (referred to as Timer A and Timer B) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger μ DMA transfers.

In addition, timers can be used to trigger analog-to-digital conversions (ADC). The ADC trigger signals from all of the general-purpose timers are ORed together before reaching the ADC module, so only one timer should be used to trigger ADC events.

The GPT Module is one timing resource available on the Stellaris[®] microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 69) and the PWM timer in the PWM module (see "PWM Timer" on page 886).

The General-Purpose Timers provide the following features:

- Count up or down
- 16- or 32-bit programmable one-shot timer
- 16- or 32-bit programmable periodic timer
- 16-bit general-purpose timer with an 8-bit prescaler
- 32-bit Real-Time Clock (RTC) when using an external 32.768-KHz clock as the input
- Daisy chaining of timer modules to allow a single timer to initiate multiple timing events
- ADC event trigger
- User-enabled stalling when the controller asserts CPU Halt flag during debug (excluding RTC mode)
- 16-bit input-edge count- or time-capture modes
- 16-bit PWM mode with software-programmable output inversion of the PWM signal
- Ability to determine the elapsed time between the assertion of the timer interrupt and entry into the interrupt service routine.
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Dedicated channel for each timer
 - Burst request generated on timer interrupt

11.1 Block Diagram

Note: In Figure 11-1 on page 389, the specific CCP pins available depend on the Stellaris[®] device. See Table 11-1 on page 389 for the available CCPs.




Figure 11-1. GPTM Module Block Diagram

Table 11-1. Available CCP Pins

Timer	16-Bit Up/Down Counter	Even CCP Pin	Odd CCP Pin
Timer 0	Timer A	CCP0	-
	Timer B	-	CCP1
Timer 1	Timer A	CCP2	-
	Timer B	-	CCP3
Timer 2	Timer A	CCP4	-
	Timer B	-	CCP5
Timer 3	Timer A	CCP6	-
	Timer B	-	CCP7

11.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as Timer A and Timer B), two 16-bit match registers, 2 16-bit shadow registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 401), the **GPTM Timer A Mode (GPTMTAMR)** register (see page 402), and the **GPTM Timer B Mode (GPTMTBMR)** register (see page 404). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

11.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters Timer A and Timer B are initialized to 0xFFFF, along with their corresponding load registers: the GPTM Timer A Interval Load (GPTMTBILR) register (see page 417) and the GPTM Timer B Interval Load (GPTMTBILR) register (see page 418) and shadow registers: the GPTM Timer A Value (GPTMTAV) register (see page 425) and the GPTM Timer B Value (GPTMTBV) register (see page 426). The prescale counters are initialized to 0x00: the GPTM Timer A Prescale (GPTMTAPR) register (see page 421) and the GPTM Timer B Prescale (GPTMTBPR) register (see page 422).

11.2.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM Timer A Interval Load (GPTMTAILR) register [15:0], see page 417
- GPTM Timer B Interval Load (GPTMTBILR) register [15:0], see page 418
- **GPTM Timer A (GPTMTAR)** register [15:0], see page 423
- GPTM Timer B (GPTMTBR) register [15:0], see page 424
- GPTM Timer A Value (GPTMTAV) register [15:0], see page 425
- GPTM Timer B Value (GPTMTBV) register [15:0], see page 426

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

```
GPTMTBILR[15:0]:GPTMTAILR[15:0]
```

Likewise, a read access to **GPTMTAR** returns the value:

```
GPTMTBR[15:0]:GPTMTAR[15:0]
```

A read access to **GPTMTAV** returns the value:

```
GPTMTBV[15:0]:GPTMTAV[15:0]
```

11.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the Timer A and Timer B registers are configured as a 32-bit up or down counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM Timer A Mode (GPTMTAMR)** register (see page 402), and there is no need to write to the **GPTM Timer B Mode (GPTMTBMR)** register.

When software sets the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 406), the timer begins counting up or down from its preloaded value. Alternatively, if the TAWOT bit is set in the **GPTMTAMR** register, once the TAEN bit is set, the timer waits for the trigger from the previous timer to begin counting. This mode allows the timer modules to be daisy chained such that a single

timer can initiate multiple timing events. Care must be taken not to set the TAWOT bit in the **GPTMTAMR** register of GP Timer Module 0.

Once the time-out event (0x0000.0000 when counting down, 0xFFF.FFFF when counting up) is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting. If the ThSNAPS bit in the **GPTMThMR** register is set, the actual free-running value of the timer at the time-out event is loaded into the **GPTMTAR** register. In this manner, software can determine the time elapsed from the interrupt assertion to the ISR entry.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the time-out event. The GPTM sets the <code>TATORIS</code> bit in the **GPTM Raw Interrupt Status (GPTMRIS)** register (see page 411), and holds it until it is cleared by writing the **GPTM Interrupt Clear (GPTMICR)** register (see page 415). If the time-out interrupt is enabled in the **GPTM Interrupt Mask (GPTIMR)** register (see page 409), the GPTM also sets the <code>TATOMIS</code> bit in the **GPTM Masked Interrupt Status (GPTMMIS)** register (see page 413). By setting the <code>TAMIE</code> bit in the **GPTMTAMR** register, an interrupt can also be generated when the Timer A value equals the value loaded into the **GPTM Timer A Match (GPTMTAMATCH)** register. This interrupt has the same status, masking, and clearing functions as the time-out interrupt. The ADC trigger is enabled by setting the <code>TAOTE</code> bit in **GPTMCTL**. The µDMA trigger is enabled by configuring and enabling the appropriate µDMA channel. See "Channel Configuration" on page 230.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

11.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the Timer A and Timer B registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM Timer A Match (GPTMTAMATCHR)** register (see page 419) by the controller.

The input clock on the CCP0, CCP2, or CCP4 pin is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1-Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

In addition to generating interrupts, a µDMA trigger can be generated. The µDMA trigger is enabled by configuring and enabling the appropriate µDMA channel. See "Channel Configuration" on page 230.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

11.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 401). This section describes each of the GPTM 16-bit modes of

operation. Timer A and Timer B have identical modes, so a single description is given using an **n** to reference both.

11.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit up or down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the GPTMTnMR register. The optional prescaler is loaded into the GPTM Timer n Prescale (GPTMTnPR) register.

When software sets the \mathtt{TnEN} bit in the **GPTMCTL** register, the timer begins counting up or down from its preloaded value. Alternatively, if the \mathtt{TnWOT} bit is set in the **GPTMTnMR** register, once the \mathtt{TnEN} bit is set, the timer waits for the external trigger to begin counting. This mode allows the timer modules to be daisy chained such that a single timer can initiate multiple timing events.

Once the time-out event (0x0000 when counting down, 0xFFFF when counting up) is reached, the timer reloads its start value from **GPTMTnILR** and **GPTMTnPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting. If the TnSNAPS bit in the **GPTMTnMR** register is set, the actual free-running value of the timer at the time-out event is loaded into the **GPTMTAR** register. In this manner, software can determine the time elapsed from the interrupt assertion to the ISR entry.

In addition to reloading the count value, the timer generates interrupts and triggers when it reaches the time-out event. The GPTM sets the $\mathtt{TnTORIS}$ bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the $\mathtt{TnTOMIS}$ bit in **GPTMISR** and generates a controller interrupt. By setting the \mathtt{TnMIE} bit in the **GPTMTnMR** register, an interrupt can also be generated when the timer value equals the value loaded into the **GPTM Timer n Match (GPTMTnMATCH)** register. This interrupt has the same status, masking, and clearing functions as the time-out interrupt. The ADC trigger is enabled by setting the \mathtt{TnOTE} bit in the **GPTMCTL** register. The μ DMA trigger is enabled by configuring and enabling the appropriate μ DMA channel. See "Channel Configuration" on page 230.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free-running timer while using the prescaler. All values assume an 80-MHz clock with Tc=12.5 ns (clock period).

Prescale	#Clock (Tc) ^a	Max Time	Units
00000000	1	0.8192	mS
00000001	2	1.6385	mS
00000010	3	2.4576	mS
11111100	254	208.0768	mS
11111110	255	208.896	mS
11111111	256	209.7152	mS

Table 11-2. 16-Bit Timer With Prescaler Configurations

a. Tc is the clock period.

11.2.3.2 16-Bit Input Edge-Count Mode

Note: For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low

following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

In Edge-Count mode, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. In this mode, the timer is capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge-Count mode, the TnCMR bit of the GPTMTnMR register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the GPTMCTL register. During initialization, the GPTM Timer n Match (GPTMTnMATCHR) register is configured so that the difference between the value in the GPTMTnILR register and the GPTMTnMATCHR register equals the number of edge events that must be counted. The optional prescaler is loaded into the GPTM Timer n Prescale (GPTMTnPR) register.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked).

In addition to generating interrupts, a μ DMA trigger can be generated. The μ DMA trigger is enabled by configuring and enabling the appropriate μ DMA channel. See "Channel Configuration" on page 230.

The counter is then reloaded using the value in **GPTMTnILR**, and stopped because the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software. The **GPTMTnV** contains the free-running timer value and can be read to determine the time that elapsed between the interrupt assertion and the entry into the ISR.

Figure 11-2 on page 394 shows how Input Edge-Count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 11-2. 16-Bit Input Edge-Count Mode Example

11.2.3.3 16-Bit Input Edge-Time Mode

Note: For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

In Edge-Time mode, the timer is configured as a 16-bit free-running down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. In this mode, the timer is initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of either rising or falling edges, but not both. The timer is placed into Edge-Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register. The optional prescaler is loaded into the **GPTM Timer n Prescale (GPTMTnPR)** register.

When software writes the Tnen bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current Tn counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the Cneris bit (and the Cnemis bit, if the interrupt is not masked). The **GPTMTnV** is the free-running value of the timer and can be read to determine the time that elapsed between the interrupt assertion and the entry into the ISR.

In addition to generating interrupts, a μ DMA trigger can be generated. The μ DMA trigger is enabled by configuring and enabling the appropriate μ DMA channel. See "Channel Configuration" on page 230.

After an event has been captured, the timer does not stop counting. It continues to count until the ${\tt TnEN}$ bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 11-3 on page 395 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Time

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).




Figure 11-3. 16-Bit Input Edge-Time Mode Example

11.2.3.4 16-Bit PWM Mode

Input Signal

Note: The prescaler is not available in 16-Bit PWM mode.

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the \mathtt{TnAMS} bit to $\mathtt{0x1}$, the \mathtt{TnCMR} bit to $\mathtt{0x0}$, and the \mathtt{TnMR} field to $\mathtt{0x2}$.

When software writes the \mathtt{TnEN} bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTnILR** and continues counting until disabled by software clearing the \mathtt{TnEN} bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timer n Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 11-4 on page 396 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.




Figure 11-4. 16-Bit PWM Mode Example

11.2.4 DMA Operation

The timers each have a dedicated μDMA channel and can provide a request signal to the μDMA controller. The request signal is a burst type, and will occur whenever a timer raw interrupt condition occurs. The arbitration size of the μDMA transfer should be set to the amount of data that should be transferred whenever a timer event occurs.

For example, to transfer 256 items, 8 items at a time every 10 ms, configure a timer to generate a periodic timeout at 10 ms. Configure the μ DMA transfer for a total of 256 items, with a burst size of 8 items. Each time the timer times out, the μ DMA controller will transfer 8 items, until all 256 items have been transferred.

No other special steps are needed to enable Timers for μ DMA operation. Refer to "Micro Direct Memory Access (μ DMA)" on page 226 for more details about programming the μ DMA controller.

11.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMERO, and TIMERO bits in the **RCGC1** register. See page 167. If using any CCP pins, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register in the System Control module. See page 179. To find out which GPIO port to enable, refer to Table 25-5 on page 991.

This section shows module initialization and configuration examples for each of the supported timer modes.

11.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the **GPTM Configuration Register (GPTMCFG)** with a value of 0x0.
- 3. Configure the TAMR field in the GPTM Timer A Mode Register (GPTMTAMR):
 - a. Write a value of 0x1 for One-Shot mode.
 - b. Write a value of 0x2 for Periodic mode.
- 4. Optionally configure the TASNAPS, TAWOT, TAMTE, and TACDIR bits in the GPTMTAMR register to select whether to capture the value of the free-running timer at time-out, use an external trigger to start counting, configure an additional trigger or interrupt, and count up or down.
- Load the start value into the GPTM Timer A Interval Load Register (GPTMTAILR).
- 6. If interrupts are required, set the appropriate bits in the **GPTM Interrupt Mask Register** (**GPTMIMR**).
- 7. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.
- 8. Poll the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the appropriate bit of the **GPTM Interrupt Clear Register (GPTMICR)**.

In One-Shot mode, the timer stops counting after step 7 on page 397. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

11.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2, or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration Register (GPTMCFG)** with a value of 0x1.
- 3. Write the desired match value to the GPTM Timer A Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

11.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- Ensure the timer is disabled (the Then bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration Register (GPTMCFG)** with a value of 0x4.

- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
 - a. Write a value of 0x1 for One-Shot mode.
 - b. Write a value of 0x2 for Periodic mode.
- 4. Optionally configure the TnSNAPS, TnWOT, TnMTE and TnCDIR bits in the **GPTMTnMR** register to select whether to capture the value of the free-running timer at time-out, use an external trigger to start counting, configure an additional trigger or interrupt, and count up or down.
- 5. If a prescaler is to be used, write the prescale value to the **GPTM Timer n Prescale Register** (**GPTMTnPR**).
- 6. Load the start value into the GPTM Timer Interval Load Register (GPTMTnlLR).
- If interrupts are required, set the appropriate bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 8. Set the TnEN bit in the **GPTM Control Register (GPTMCTL)** to enable the timer and start counting.
- Poll the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the appropriate bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 398. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

11.3.4 16-Bit Input Edge-Count Mode

A timer is configured to Input Edge-Count mode by the following sequence:

- Ensure the timer is disabled (the Then bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the **GPTM Timer Mode (GPTMTnMR)** register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the Tnevent field of the GPTM Control (GPTMCTL) register.
- 5. If a prescaler is to be used, write the prescale value to the GPTM Timer n Prescale Register (GPTMTnPR).
- 6. Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 7. Load the desired event count into the GPTM Timer n Match (GPTMTnMATCHR) register.
- 8. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- Set the TnEN bit in the GPTMCTL register to enable the timer and begin waiting for edge events.
- 10. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge-Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 398 through step 9 on page 398.

11.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the **GPTM Timer Mode (GPTMTnMR)** register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- Configure the type of event that the timer captures by writing the Tnevent field of the GPTM Control (GPTMCTL) register.
- If a prescaler is to be used, write the prescale value to the GPTM Timer n Prescale Register (GPTMTnPR).
- 6. Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 7. If interrupts are required, set the Cneim bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the Then bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 9. Poll the Cners bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the Cnecint bit of the GPTM Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the GPTM Timer n (GPTMTnR) register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

11.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the **GPTM Timer Mode (GPTMTnMR)** register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timer n Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timer n Match (GPTMTnMATCHR) register with the desired value.
- 7. Set the TnEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

11.4 Register Map

Table 11-3 on page 400 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

Timer0: 0x4003.0000
Timer1: 0x4003.1000
Timer2: 0x4003.2000
Timer3: 0x4003.3000

Note that the GP Timer module clock must be enabled before the registers can be programmed (see page 167).

Table 11-3. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	401
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM Timer A Mode	402
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM Timer B Mode	404
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	406
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	409
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	411
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	413
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	415
0x028	GPTMTAILR	R/W	0xFFFF.FFFF	GPTM Timer A Interval Load	417
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM Timer B Interval Load	418
0x030	GPTMTAMATCHR	R/W	0xFFFF.FFFF	GPTM Timer A Match	419
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM Timer B Match	420
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM Timer A Prescale	421
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM Timer B Prescale	422
0x048	GPTMTAR	RO	0xFFFF.FFFF	GPTM Timer A	423
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM Timer B	424
0x050	GPTMTAV	RO	0xFFFF.FFFF	GPTM Timer A Value	425
0x054	GPTMTBV	RO	0x0000.FFFF	GPTM Timer B Value	426

11.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000


This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	GPTMCFG	R/W	0x0	GPTM Configuration

The GPTMCFG values are defined as follows:

Value Description

0x0 32-bit timer configuration.

0x1 32-bit real-time clock (RTC) counter configuration.

0x2-0x3 Reserved

0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

Register 2: GPTM Timer A Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

In 16-bit timer configuration, TAMR controls the 16-bit timer modes for Timer A. In 32-bit timer configuration, this register controls the mode, and the contents of **GPTMTBMR** are ignored.

GPTM Timer A Mode (GPTMTAMR)

Name

TAWOT

Type

R/W

Reset

0


Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x004

Bit/Field

6

Type R/W, reset 0x0000.0000



31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	TASNAPS	R/W	0	GPTM Timer A Snap-Shot Mode
				Value Description
				0 Snap-shot mode is disabled.
				1 If Timer A is configured in the periodic mode, the actual free-running value of Timer A is loaded at the time-out event into the GPTM Timer A (GPTMTAR) register.

Description

Value Description

GPTM Timer A Wait-on-Trigger

- O Timer A begins counting as soon as it is enabled.
- 1 If Timer A is enabled (TAEN is set in the **GPTMCTL** register), Timer A does not begin counting until it receives a trigger from the timer in the previous position in the daisy chain. This function is valid for both one-shot and periodic modes.

This bit must be clear for GP Timer Module 0, Timer A.

Bit/Field	Name	Туре	Reset	Description
5	TAMIE	R/W	0	GPTM Timer A Match Interrupt Enable
				Value Description
				0 The match interrupt is disabled.
				An interrupt is generated when the match value in the GPTMTAMATCHR register is reached in the one-shot and periodic modes.
4	TACDIR	R/W	0	GPTM Timer A Count Direction
				Value Description
				0 The timer counts down.
				1 When in one-shot or periodic mode, the timer counts up. When counting up, the timer starts from a value of 0x0000.
3	TAAMS	R/W	0	GPTM Timer A Alternate Mode Select
				The TAAMS values are defined as follows:
				Value Description
				0 Capture mode is enabled.
				1 PWM mode is enabled.
				Note: To enable PWM mode, you must also clear the TACMR bit and set the TAMR field to 0x2.
2	TACMR	R/W	0	GPTM Timer A Capture Mode
				The TACMR values are defined as follows:
				Value Description
				0 Edge-Count mode
				1 Edge-Time mode
1:0	TAMR	R/W	0x0	GPTM Timer A Mode
				The TAMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register (16-or 32-bit).

Register 3: GPTM Timer B Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

In 16-bit timer configuration, these bits control the 16-bit timer modes for Timer B. In 32-bit timer configuration, this register's contents are ignored, and **GPTMTAMR** is used.

GPTM Timer B Mode (GPTMTBMR)


Namo

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x008

Dit/Eiold

Type R/W, reset 0x0000.0000



Dit/i leiu	INAITIC	туре	Nesei	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	TBSNAPS	R/W	0	GPTM Timer B Snap-Shot Mode

Description

Docot

Value Description

- 0 Snap-shot mode is disabled.
- 1 If Timer B is configured in the periodic mode, the actual free-running value of Timer B is loaded at the time-out event into the GPTM Timer B (GPTMTBR) register.

6	TBWOT	R/W	0	GPTM Timer B Wait-on-Tr	igger
---	-------	-----	---	-------------------------	-------

Value Description

- O Timer B begins counting as soon as it is enabled.
- 1 If Timer B is enabled (TBEN is set in the GPTMCTL register), Timer B does not begin counting until it receives an it receives a trigger from the timer in the previous position in the daisy chain. This function is valid for both one-shot and periodic modes.

Bit/Field	Name	Туре	Reset	Description
5	TBMIE	R/W	0	GPTM Timer B Match Interrupt Enable
				Value Description
				0 The match interrupt is disabled.
				An interrupt is generated when the match value in the GPTMTBMATCHR register is reached in the one-shot and periodic modes.
4	TBCDIR	R/W	0	GPTM Timer B Count Direction
				Value Description
				0 The timer counts down.
				When in one-shot or periodic mode, the timer counts up. When counting up, the timer starts from a value of 0x0000.
3	TBAMS	R/W	0	GPTM Timer B Alternate Mode Select
				The TBAMS values are defined as follows:
				Value Description
				0 Capture mode is enabled.
				1 PWM mode is enabled.
				Note: To enable PWM mode, you must also clear the TBCMR bit and set the TBMR field to 0x2.
2	TBCMR	R/W	0	GPTM Timer B Capture Mode
				The TBCMR values are defined as follows:
				Value Description
				0 Edge-Count mode
				1 Edge-Time mode
1:0	TBMR	R/W	0x0	GPTM Timer B Mode
				The TBMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register.

Register 4: GPTM Control (GPTMCTL), offset 0x00C


This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module.

GPTM Control (GPTMCTL)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x00C

Type R/W, reset 0x0000.0000



			-	
Bit/Field	Name	Туре	Reset	Description
31:15	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	TBPWML	R/W	0	GPTM Timer B PWM Output Level
				The TBPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.
13	ТВОТЕ	R/W	0	GPTM Timer B Output Trigger Enable
				The TBOTE values are defined as follows:
				Value Description
				0 The output Timer B ADC trigger is disabled.
				1 The output Timer B ADC trigger is enabled.
				In addition, the ADC must be enabled and the timer selected as a trigger

In addition, the ADC must be enabled and the timer selected as a trigger source with the ${\tt EMn}$ bit in the **ADCEMUX** register (see page 477).

12 reserved RO 0

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
11:10	TBEVENT	R/W	0x0	GPTM Timer B Event Mode
				The TBEVENT values are defined as follows:
				Value Description
				0x0 Positive edge
				0x1 Negative edge
				0x2 Reserved
				0x3 Both edges
9	TBSTALL	R/W	0	GPTM Timer B Stall Enable
				The TBSTALL values are defined as follows:
				Value Description
				0 Timer B stalling is disabled.
				1 Timer B stalling is enabled.
8	TBEN	R/W	0	GPTM Timer B Enable
				The TBEN values are defined as follows:
				Value Description
				0 Timer B is disabled.
				Timer B is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM Timer A PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.
5	TAOTE	R/W	0	GPTM Timer A Output Trigger Enable
				The TAOTE values are defined as follows:
				Value Description
				0 The output Timer A ADC trigger is disabled.
				1 The output Timer A ADC trigger is enabled.

In addition, the ADC must be enabled and the timer selected as a trigger source with the \mathtt{EMn} bit in the ADCEMUX register (see page 477).

Bit/Field	Name	Туре	Reset	Description
4	RTCEN	R/W	0	GPTM RTC Enable The RTCEN values are defined as follows:
				Value Description 0 RTC counting is disabled. 1 RTC counting is enabled.
3:2	TAEVENT	R/W	0x0	GPTM Timer A Event Mode The TAEVENT values are defined as follows: Value Description 0x0 Positive edge 0x1 Negative edge 0x2 Reserved 0x3 Both edges
1	TASTALL	R/W	0	GPTM Timer A Stall Enable The TASTALL values are defined as follows: Value Description 0 Timer A stalling is disabled. 1 Timer A stalling is enabled.
0	TAEN	R/W	0	GPTM Timer A Enable The TAEN values are defined as follows: Value Description

- 0 Timer A is disabled.
- Timer A is enabled and begins counting or the capture logic is enabled based on the **GPTMCFG** register.

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018


This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

GPTM Interrupt Mask (GPTMIMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x018

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:12	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	TBMIM	R/W	0	GPTM Timer B Mode Match Interrupt Mask
				The TBMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
10	CBEIM	R/W	0	GPTM Capture B Event Interrupt Mask
				The CBEIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
9	СВМІМ	R/W	0	GPTM Capture B Match Interrupt Mask
				The CBMIM values are defined as follows:
				Value Description

Value Description

- 0 Interrupt is disabled.
- Interrupt is enabled.

Bit/Field	Name	Туре	Reset	Description
8	ТВТОІМ	R/W	0	GPTM Timer B Time-Out Interrupt Mask
				The TBTOIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
7:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	TAMIM	R/W	0	GPTM Timer A Mode Match Interrupt Mask
				The TAMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask
				The RTCIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
2	CAEIM	R/W	0	GPTM Capture A Event Interrupt Mask
				The CAEIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
1	CAMIM	R/W	0	GPTM Capture A Match Interrupt Mask
				The CAMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
0	TATOIM	R/W	0	GPTM Timer A Time-Out Interrupt Mask
				The TATOIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.


Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in GPTMICR.

GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x01C



Bit/Field	Name	Туре	Reset	Description
2	CAERIS	RO	0	GPTM Capture A Event Raw Interrupt
1	CAMRIS	RO	0	This is the Capture A event interrupt status prior to masking. GPTM Capture A Match Raw Interrupt This is the Capture A match interrupt status prior to masking.
0	TATORIS	RO	0	GPTM Timer A Time-Out Raw Interrupt This the Timer A time-out interrupt status prior to masking.

Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020


This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

GPTM Masked Interrupt Status (GPTMMIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x020

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
0	TATOMIS	RO	0	GPTM Timer A Time-Out Masked Interrupt
				This is the Timer A time-out interrupt status after masking.

Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024


This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

GPTM Interrupt Clear (GPTMICR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x024

Type W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:12	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	TBMCINT	W1C	0	GPTM Timer B Mode Match Interrupt Clear
				Value Description
				0 The interrupt is unaffected.
				1 The interrupt is cleared.
10	CBECINT	W1C	0	GPTM Capture B Event Interrupt Clear
				The CBECINT values are defined as follows:
				Value Description
				0 The interrupt is unaffected.
				1 The interrupt is cleared.
9	CBMCINT	W1C	0	GPTM Capture B Match Interrupt Clear
				The CBMCINT values are defined as follows:

Value Description

- O The interrupt is unaffected.
- The interrupt is cleared.

Bit/Field	Name	Туре	Reset	Description
8	TBTOCINT	W1C	0	GPTM Timer B Time-Out Interrupt Clear
				The TBTOCINT values are defined as follows:
				Value Description
				0 The interrupt is unaffected.
				1 The interrupt is cleared.
7:5	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	TAMCINT	W1C	0	GPTM Timer A Mode Match Interrupt Clear
				Value Description
				0 The interrupt is unaffected.
				1 The interrupt is cleared.
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear
				The RTCCINT values are defined as follows:
				Value Description
				0 The interrupt is unaffected.
				1 The interrupt is cleared.
2	CAECINT	W1C	0	GPTM Capture A Event Interrupt Clear
				The CAECINT values are defined as follows:
				Value Description
				0 The interrupt is unaffected.
				1 The interrupt is cleared.
1	CAMCINT	W1C	0	GPTM Capture A Match Interrupt Clear
				The CAMCINT values are defined as follows:
				Value Description
				0 The interrupt is unaffected.
				1 The interrupt is cleared.
0	TATOCINT	W1C	0	GPTM Timer A Time-Out Raw Interrupt
				The TATOCINT values are defined as follows:
				Value Description
				0 The interrupt is unaffected.
				1 The interrupt is cleared.

Register 9: GPTM Timer A Interval Load (GPTMTAILR), offset 0x028


This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM Timer B Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

GPTM Timer A Interval Load (GPTMTAILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x028

Type R/W, reset 0xFFFF.FFF



31:16	TAILRH	R/W	0xFFFF	GPTM Timer A Interval Load Register High

When configured for 32-bit mode via the **GPTMCFG** register, the **GPTM Timer B Interval Load (GPTMTBILR)** register loads this value on a write. A read returns the current value of **GPTMTBILR**.

In 16-bit mode, this field reads as 0 and does not have an effect on the state of **GPTMTBILR**.

15:0 TAILRL R/W 0xFFFF

GPTM Timer A Interval Load Register Low

For both 16- and 32-bit modes, writing this field loads the counter for Timer A. A read returns the current value of **GPTMTAILR**.

Register 10: GPTM Timer B Interval Load (GPTMTBILR), offset 0x02C


This register is used to load the starting count value into Timer B. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of Timer B and ignores writes.

GPTM Timer B Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x02C

Type R/W, reset 0x0000.FFFF



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TBILRL	R/W	0xFFFF	GPTM Timer B Interval Load Register

When the GPTM is not configured as a 32-bit timer, a write to this field updates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

Register 11: GPTM Timer A Match (GPTMTAMATCHR), offset 0x030

This register is loaded with a match value. Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode. In 16-bit Edge-Count mode, this register along with **GPTMTAILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTAILR** minus this value.


GPTM Timer A Match (GPTMTAMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x030

Bit/Field

Type R/W, reset 0xFFF.FFF



Description

31:16 TAMRH R/W 0xFFFF GPTM Timer A Match Register High

Reset

Type

When the timer is configured for 32-bit mode via the **GPTMCFG** register, this value is compared to the upper half of **GPTMTAR** to determine match events.

In 16-bit mode, this field reads as 0 and does not have an effect on the state of **GPTMTBMATCHR**.

15:0 TAMRL R/W 0xFFFF

Name

GPTM Timer A Match Register Low

When the timer is configured for 32-bit mode via the **GPTMCFG** register, this value is compared to the lower half of **GPTMTAR**, to determine match events.

When the timer is configured for 16-bit mode via the **GPTMCFG** register, this value is compared to **GPTMTAR** to determine match events.

When configured for 16-bit mode, this value along with **GPTMTAILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTAILR** minus this value.

When configured for PWM mode, this value along with **GPTMTAILR**, determines the duty cycle of the output PWM signal.

Register 12: GPTM Timer B Match (GPTMTBMATCHR), offset 0x034

This register is loaded with a match value. Interrupts can be generated when the timer value is equal to the value in this register in one-shot or periodic mode. In 16-bit Edge-Count mode, this register along with GPTMTAILR, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTAILR** minus this value.


GPTM Timer B Match (GPTMTBMATCHR)

Nomo

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x034

Dit/Eiold

Type R/W, reset 0x0000.FFFF



Bil/Field	Name	туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TBMRL	R/W	0xFFFF	GPTM Timer B Match Register Low

Description

Dooot

When the timer is configured for 16-bit mode via the **GPTMCFG** register, this value is compared to GPTMTBR to determine match events.

When configured for 16-bit mode, this value along with GPTMTBILR, determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTBILR minus this value.

When configured for PWM mode, this value along with GPTMTBILR, determines the duty cycle of the output PWM signal.

Register 13: GPTM Timer A Prescale (GPTMTAPR), offset 0x038


This register allows software to extend the range of the 16-bit timers.

GPTM Timer A Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x038

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	TAPSR	R/W	0x00	GPTM Timer A Prescale

The register loads this value on a write. A read returns the current value of the register.

Refer to Table 11-2 on page 392 for more details and an example.

Register 14: GPTM Timer B Prescale (GPTMTBPR), offset 0x03C


This register allows software to extend the range of the 16-bit timers.

GPTM Timer B Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x03C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	TBPSR	R/W	0x00	GPTM Timer B Prescale

The register loads this value on a write. A read returns the current value of this register.

Refer to Table 11-2 on page 392 for more details and an example.

Register 15: GPTM Timer A (GPTMTAR), offset 0x048


This register shows the current value of the Timer A counter in all cases except for Input Edge-Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM Timer A (GPTMTAR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x048

Type RO, reset 0xFFFF.FFF



GPTMCFG is in a 16-bit mode, this is read as zero.

15:0 TARL RO 0xFFFF GPTM Timer A Register Low

A read returns the current value of the **GPTM Timer A Count Register**, except in Input Edge-Count mode, when it returns the timestamp from the last edge event.

Register 16: GPTM Timer B (GPTMTBR), offset 0x04C


This register shows the current value of the Timer B counter in all cases except for Input Edge-Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM Timer B (GPTMTBR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x04C

Type RO, reset 0x0000.FFFF



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TBRL	RO	0xFFFF	GPTM Timer B

A read returns the current value of the **GPTM Timer B Count Register**, except in Input Edge-Count mode, when it returns the timestamp from the last edge event.

Register 17: GPTM Timer A Value (GPTMTAV), offset 0x050


This register shows the current, free-running value of Timer A in all modes. Software can use this value to determine the time elapsed between an interrupt and the ISR entry.

GPTM Timer A Value (GPTMTAV)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x050

Type RO, reset 0xFFFF.FFF



Bit/Field	Name	Туре	Reset	Description
31:16	TAVH	RO	0xFFFF	GPTM Timer A Value High
				If the GPTMCFG is configured for 32-bit mode, the Timer B value is read. If the GPTMCFG is configured for 16-bit mode, this is read as zero.
15:0	TAVL	RO	0xFFFF	GPTM Timer A Register Low

A read returns the current value of Timer A.

Register 18: GPTM Timer B Value (GPTMTBV), offset 0x054


This register shows the current, free-running value of Timer B in all modes. Software can use this value to determine the time elapsed between an interrupt and the ISR entry.

GPTM Timer B Value (GPTMTBV)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000

Offset 0x054

Type RO, reset 0x0000.FFFF



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TBVL	RO	0xFFFF	GPTM Timer B Register

A read returns the current value of Timer B.

12 Watchdog Timer

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way. The LM3S9B95 microcontroller has two Watchdog Timer Modules, one module is clocked by the system clock (Watchdog Timer 0) and the other is clocked by the PIOSC (Watchdog Timer 1). The two modules are identical except that WDT1 is in a different clock domain, and therefore requires synchronizers. As a result, WDT1 has a bit defined in the **Watchdog Timer Control (WDTCTL)** register to indicate when a write to a WDT1 register is complete. Software can use this bit to ensure that the previous access has completed before starting the next access.


The Stellaris® Watchdog Timer module has the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the controller asserts the CPU Halt flag during debug

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

12.1 Block Diagram

Figure 12-1. WDT Module Block Diagram



12.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled by setting the RESEN bit in the **WDTCTL** register, the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

12.2.1 Register Access Timing

Because the Watchdog Timer 1 module has an independent clocking domain, its registers must be written with a timing gap between accesses. Software must guarantee that this delay is inserted between back-to-back writes to WDT1 registers or between a write followed by a read to the registers. The timing for back-to-back reads from the WDT1 module has no restrictions. The WRC bit in the **Watchdog Control (WDTCTL)** register for WDT1 indicates that the required timing gap has elapsed. This bit is cleared on a write operation and set once the write completes, indicating to software that another write or read may be started safely. Software should poll **WDTCTL** for WRC=1 prior to accessing another register. Note that WDT0 does not have this restriction as it runs off the system clock.

12.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. See page 158.

The Watchdog Timer is configured using the following sequence:

- 1. Load the WDTLOAD register with the desired timer load value.
- 2. If WDT1, wait for the WRC bit in the WDTCTL register to be set.
- If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 4. If WDT1, wait for the WRC bit in the WDTCTL register to be set.
- 5. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

12.4 Register Map

Table 12-1 on page 430 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address:

- WDT0: 0x4000.0000
- WDT1: 0x4000.1000

Note that the Watchdog Timer module clock must be enabled before the registers can be programmed (see page 158).

Table 12-1. Watchdog Timer Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	431
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	432
0x008	WDTCTL	R/W	0x0000.0000 for WDT0, 0x8000.0000 for WDT1	Watchdog Control	433
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	435
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	436
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	437
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	438
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	439
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	440
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	441
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	442
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	443
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	444
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	445
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	446
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	447
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	448
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	449
0xFF8	WDTPCellID2	RO	0x0000.0006	Watchdog PrimeCell Identification 2	450
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	451

12.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.

Register 1: Watchdog Load (WDTLOAD), offset 0x000


This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.

Watchdog Load (WDTLOAD)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0x000

Type R/W, reset 0xFFFF.FFFF



Bit/Field Name Type Reset Description

31:0 WDTLOAD R/W 0xFFF.FFFF Watchdog Load Value


Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.

Watchdog Value (WDTVALUE)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x004

Type RO, reset 0xFFFF.FFFF



Bit/Field Name Type Reset Description

31:0 WDTVALUE RO 0xFFF.FFFF Watchdog Value

Current value of the 32-bit down counter.

Register 3: Watchdog Control (WDTCTL), offset 0x008

This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.


Important: Because the Watchdog Timer 1 module has an independent clocking domain, its registers must be written with a timing gap between accesses. Software must guarantee that this delay is inserted between back-to-back writes to WDT1 registers or between a write followed by a read to the registers. The timing for back-to-back reads from the WDT1 module has no restrictions. The WRC bit in the Watchdog Control (WDTCTL) register for WDT1 indicates that the required timing gap has elapsed. This bit is cleared on a write operation and set once the write completes, indicating to software that another write or read may be started safely. Software should poll WDTCTL for WRC=1 prior to accessing another register. Note that WDT0 does not have this restriction as it runs off the system clock and therefore does not have a WRC bit.

Watchdog Control (WDTCTL)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0x008

Type R/W, reset 0x0000.0000 for WDT0, 0x8000.0000 for WDT1



Bit/Field	Name	Type	Reset	Description
31	WRC:	RO	1	Write Complete

The WRC values are defined as follows:

Value Description

- A write access to one of the WDT1 registers is in progress.
- The write access has completed, and WDT1 registers can be read or written.

Note: This bit is reserved for WDT0 and has a reset value of 0.

30:2 reserved RO 0x000.000

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
1	RESEN	R/W	0	Watchdog Reset Enable
				The RESEN values are defined as follows:
				Value Description
				0 Disabled.
				1 Enable the Watchdog module reset output.
0	INTEN	R/W	0	Watchdog Interrupt Enable
				The INTEN values are defined as follows:
				Value Description

- 0 Interrupt event disabled (once this bit is set, it can only be cleared by a hardware reset).
- Interrupt event enabled. Once enabled, all writes are ignored.


Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.

Watchdog Interrupt Clear (WDTICR)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x00C

Type WO, reset -



Bit/Field	Name	Type	Reset	Description
31:0	WDTINTCLR	WO	-	Watchdog Interrupt Clear


Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x010

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WDTRIS	RO	0	Watchdog Raw Interrupt Status

Gives the raw interrupt state (prior to masking) of the Watchdog interrupt.


Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x014

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	WDTMIS	RO	0	Watchdog Masked Interrupt Status


Gives the masked interrupt state (after masking) of the Watchdog interrupt.

Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Watchdog Test (WDTTEST)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0x418 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:9	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	STALL	R/W	0	Watchdog Stall Enable When set to 1, if the Stellaris® microcontroller is stopped with a
				debugger, the watchdog timer stops counting. Once the microcontroller is restarted, the watchdog timer resumes counting.
7:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

Watchdog Lock (WDTLOCK)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000

Offset 0xC00 Type R/W, reset 0x0000.0000



31:0 WDTLOCK R/W 0x0000 Watchdog Lock

A write of the value 0x1ACC.E551 unlocks the watchdog registers for write access. A write of any other value reapplies the lock, preventing

A read of this register returns the following values:

Value Description
0x0000.0001 Locked
0x0000.0000 Unlocked

any register updates.


Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD0

Type RO, reset 0x0000.0000




Dit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	WDT Peripheral ID Register [7:0]

Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD4 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	WDT Peripheral ID Register [15:8]

Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFD8 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	WDT Peripheral ID Register [23:16]

Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFDC Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	WDT Peripheral ID Register [31:24]

Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE0 Type RO, reset 0x0000.0005




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x05	Watchdog Peripheral ID Register [7:0]

Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE4 Type RO, reset 0x0000.0018




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x18	Watchdog Peripheral ID Register [15:8]

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFE8 Type RO, reset 0x0000.0018




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	Watchdog Peripheral ID Register [23:16]

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFEC Type RO, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	Watchdog Peripheral ID Register [31:24]


Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF0

Type RO, reset 0x0000.000D



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	Watchdog PrimeCell ID Register [7:0]


Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF4

Type RO, reset 0x0000.00F0



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	Watchdog PrimeCell ID Register [15:8]


Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCellID2)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFF8

Type RO, reset 0x0000.0006



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x06	Watchdog PrimeCell ID Register [23:16]


Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

WDT0 base: 0x4000.0000 WDT1 base: 0x4000.1000 Offset 0xFFC

Type RO, reset 0x0000.00B1



13 Analog-to-Digital Converter (ADC)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number. Two identical converter units are included, which share sixteen input channels. The two converter units may be sampled in the same processor clock or out of phase with each other.

The Stellaris[®] ADC module features 10-bit conversion resolution and supports sixteen input channels, plus an internal temperature sensor. The ADC module contains four programmable sequencers allowing the sampling of multiple analog input sources without controller intervention. Each sample sequencer provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequencer priority. A digital comparator function is included which allows the conversion value to be diverted to a digital comparator module. The digital comparator module provides digital comparator. The comparator module measures the ADC conversion value against two user-defined values to determine the operational range of the signal.

The Stellaris® ADC module provides the following features:

- Sixteen analog input channels
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Sample rate of one million samples/second
- Flexible, configurable analog-to-digital conversion
- Four programmable sample conversion sequencers from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
 - Controller (software)
 - Timers
 - Analog Comparators
 - PWM
 - GPIO
- Hardware averaging of up to 64 samples for improved accuracy
- Digital comparison unit providing digital comparator
- Converter uses an internal 3-V reference or an external reference
- Power and ground for the analog circuitry is separate from the digital power and ground
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Dedicated channel for each sample sequencer
 - Burst request asserted when interrupt is triggered

13.1 Block Diagram

The Stellaris® microcontroller contains two identical Analog-to-Digital Converter units. These two modules, ADC0 and ADC1, share the same sixteen analog input channels. Each ADC module operates independently and can therefore execute different sample sequences, sample any of the analog input channels at any time, and generate different interrupts and triggers. Figure 13-1 on page 453 shows how the two modules are connected to analog inputs and the system bus.

Figure 13-1. Implementation of Two ADC Blocks





Figure 13-2 on page 453 provides details on the internal configuration of the ADC controls and data registers.

Figure 13-2. ADC Module Block Diagram



13.2 Functional Description

The Stellaris ADC collects sample data by using a programmable sequence-based approach instead of the traditional single or double-sampling approaches found on many ADC modules. Each *sample sequence* is a fully programmed series of consecutive (back-to-back) samples, allowing the ADC to collect data from multiple input sources without having to be re-configured or serviced by the processor. The programming of each sample in the sample sequence includes parameters such as the input source and mode (differential versus single-ended input), interrupt generation on sample completion, and the indicator for the last sample in the sequence. The μ DMA can be used to more efficiently move data from the sample sequencers without CPU intervention.

13.2.1 Sample Sequencers

The sampling control and data capture is handled by the sample sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 13-1 on page 454 shows the maximum number of samples that each sequencer can capture and its corresponding FIFO depth. In this implementation, each FIFO entry is a 32-bit word, with the lower 10 bits containing the conversion result.

Table 13-1	. Samples	and FIFO	Depth of	Sequencers

Sequencer	Number of Samples	Depth of FIFO
SS3	1	1
SS2	4	4
SS1	4	4
SS0	8	8

For a given sample sequence, each sample is defined by two 4-bit nibbles in the ADC Sample Sequence Input Multiplexer Select (ADCSSMUXn) and ADC Sample Sequence Control (ADCSSCTLn) registers, where "n" corresponds to the sequence number. The ADCSSMUXn nibbles select the input pin, while the ADCSSCTLn nibbles contain the sample control bits corresponding to parameters such as temperature sensor selection, interrupt enable, end of sequence, and differential input mode. Sample sequencers are enabled by setting the respective ASENn bit in the ADC Active Sample Sequencer (ADCACTSS) register and should be configured before being enabled. Sampling is then initiated by setting the SSn bit in the ADC Processor Sample Sequence Initiate (ADCPSSI) register. In addition, sample sequences may be initiated on multiple ADC modules simultaneously using the GSYNC and SYNCWAIT bits in the ADCPSSI register during the configuration of each ADC module. For more information on using these bits, refer to page 484.

When configuring a sample sequence, multiple uses of the same input pin within the same sequence is allowed. In the **ADCSSCTLn** register, the IEn bits can be set for any combination of samples, allowing interrupts to be generated after every sample in the sequence if necessary. Also, the END bit can be set at any point within a sample sequence. For example, if Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing Sequencer 0 to complete execution of the sample sequence after the fifth sample.

After a sample sequence completes execution, the result data can be retrieved from the **ADC Sample Sequence Result FIFO (ADCSSFIFOn)** registers. The FIFOs are simple circular buffers that read a single address to "pop" result data. For software debug purposes, the positions of the FIFO head and tail pointers are visible in the **ADC Sample Sequence FIFO Status (ADCSSFSTATN)** registers along with FULL and EMPTY status flags. Overflow and underflow conditions are monitored using the **ADCOSTAT** and **ADCUSTAT** registers.

13.2.2 Module Control

Outside of the sample sequencers, the remainder of the control logic is responsible for tasks such as:

- Interrupt generation
- Sequence prioritization
- Trigger configuration
- Comparator configuration

Most of the ADC control logic runs at the ADC clock rate of 14-18 MHz. The internal ADC divider is configured automatically by hardware when the system XTAL is selected. The automatic clock divider configuration targets 16.667 MHz operation for all Stellaris[®] devices.

13.2.2.1 Interrupts

The register configurations of the sample sequencers and digital comparators dictate which events generate raw interrupts, but do not have control over whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signals are controlled by the state of the MASK bits in the ADC Interrupt Mask (ADCIM) register. Interrupt status can be viewed at two locations: the ADC Raw Interrupt Status (ADCRIS) register, which shows the raw status of the various interrupt signals; and the ADC Interrupt Status and Clear (ADCISC) register, which shows active interrupts that are enabled by the ADCIM register. Sequencer interrupts are cleared by writing a 1 to the corresponding IN bit in ADCISC. Digital comparator interrupts are cleared by writing a 1 to the ADC Digital Comparator Interrupt Status and Clear (ADCDCISC) register.

13.2.2.2 DMA Operation

The ADC module provides a request signal to the μ DMA controller for each sample sequencer. Each sample sequencer has a dedicated μ DMA channel. The request signal is a burst type and is asserted whenever an interrupt is enabled in a sample sequence (IE bit in the **ADCSSCTLn** register is set). Single requests are not supported.

The arbitration size of the μ DMA transfer must be a power of 2, and the associated IE bits in the **ADDSSCTLn** register must be set. For example, if the μ DMA channel of SS0 has an arbitration size of four, the IE3 bit (4th sample) and the IE7 bit (8th sample) must be set. Thus the μ DMA request occurs every time 4 samples have been acquired. No other special steps are needed to enable the ADC module for μ DMA operation.

Refer to the "Micro Direct Memory Access (μ DMA)" on page 226 for more details about programming the μ DMA controller.

13.2.2.3 Prioritization

When sampling events (triggers) happen concurrently, they are prioritized for processing by the values in the **ADC Sample Sequencer Priority (ADCSSPRI)** register. Valid priority values are in the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active sample sequencer units with the same priority do not provide consistent results, so software must ensure that all active sample sequencer units have a unique priority value.

13.2.2.4 Sampling Events

Sample triggering for each sample sequencer is defined in the **ADC Event Multiplexer Select** (**ADCEMUX**) register. Trigger sources include processor (default), analog comparators, an external signal on GPIO PB4, a GP Timer, PWM2, and continuous sampling.

Care must be taken when using the continuous sampling trigger. If a sequencer's priority is too high, it is possible to starve other lower priority sequencers.

13.2.2.5 External Voltage Reference

An external reference voltage may be provided to serve as the maximum conversion value reference. The VREF bit in the ADC Control (ADCCTL) register specifies whether to use the internal or external reference. The useful range for the external voltage reference is 2.4 V - V_{DDA}. Ground is always used as the reference level for the minimum conversion value. Care must be taken to supply a reference voltage of acceptable quality.

13.2.3 Hardware Sample Averaging Circuit

Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput. Up to 64 samples can be accumulated and averaged to form a single data entry in the sequencer FIFO. Throughput is decreased proportionally to the number of samples in the averaging calculation. For example, if the averaging circuit is configured to average 16 samples, the throughput is decreased by a factor of 16.

By default the averaging circuit is off, and all data from the converter passes through to the sequencer FIFO. The averaging hardware is controlled by the **ADC Sample Averaging Control (ADCSAC)** register (see page 486). A single averaging circuit has been implemented, thus all input channels receive the same amount of averaging whether they are single-ended or differential.

13.2.4 Analog-to-Digital Converter

The Analog-to-Digital Converter (ADC) module uses a Successive Approximation Register (SAR) architecture to deliver a 10-bit, low-power, high-precision conversion value. The successive-approximation algorithm uses a current mode D/A converter to achieve lower settling time, resulting in higher conversion speeds for the A/D converter. In addition, built-in sample-and-hold circuitry with offset-calibration circuitry improves conversion accuracy. The sample-and-hold circuitry is open for the first time period of a conversion as specified by T_{ADCCAH} and requires that the ADC be run from the PLL or a 16-MHz clock source.

The ADC operates from the 3.3-V analog and 1.2-V digital power supply. Integrated shutdown modes are available to reduce power consumption when ADC conversions are not required. The analog inputs are connected to the ADC through custom pads and specially balanced input paths to minimize the distortion on the inputs. Detailed information on the ADC power supplies and analog inputs can be found in "Analog-to-Digital Converter" on page 1013.

13.2.4.1 Internal Voltage Reference

The band-gap circuitry generates an internal 3.0 V reference that can be used by the ADC to produce a conversion value from the selected analog input. The range of this conversion value is from 0x000 to 0x3FF. In single-ended-input mode, the 0x000 value corresponds to an analog input voltage of 0.0 V; the 0x3FF value corresponds to an analog input voltage of 3.0 V. This configuration results in a resolution of approximately 2.9 mV per ADC code. While the analog input pads can handle voltages beyond this range, the ADC conversions saturate in under-voltage and over-voltage cases. Figure 13-3 on page 457 shows the ADC conversion function of the analog inputs.




Figure 13-3. Internal Voltage Conversion Result

13.2.4.2 External Voltage Reference

The ADC can use an external voltage reference to produce the conversion value from the selected analog input by setting the VREF bit in the **ADC Control (ADCCTL)** register. While the range of the conversion value remains the same (0x000 to 0x3FF), the analog voltage associated with the 0x3FF value corresponds to the value of the external voltage reference, resulting in a smaller voltage resolution per ADC code. Analog input voltages above the external voltage reference saturate to 0x3FF while those below 0.0 V continue to saturate at 0x000. Figure 13-4 on page 458 shows the ADC conversion function of the analog inputs when using an external voltage reference.




Figure 13-4. External Voltage Conversion Result

The external voltage reference can be useful in circuits where the maximum analog input voltage is significantly lower than 3.0 V (3.3 V). In this case, the maximum value of the analog input can be used as the external voltage reference. The result is conversions covering the entire 10-bit range and a smaller voltage resolution per bit. There is a physical limit to how far the external voltage reference can be lowered before the quantization resolution of the ADC is exceeded and accuracy starts to be affected. "Analog-to-Digital Converter" on page 1013 provides detailed information on the tradeoffs between voltage reference and conversion accuracy.

13.2.5 Differential Sampling

In addition to traditional single-ended sampling, the ADC module supports differential sampling of two analog input channels. To enable differential sampling, software must set the Dn bit in the **ADCSSCTL0n** register in a step's configuration nibble.

When a sequence step is configured for differential sampling, the input pair to sample must be configured in the **ADCSSMUXn** register. Differential pair 0 samples analog inputs 0 and 1; differential pair 1 samples analog inputs 2 and 3; and so on (see Table 13-2 on page 458). The ADC does not support other differential pairings such as analog input 0 with analog input 3.

Table 13-2. Differential Sampling Pairs

Differential Pair Analog Inputs

Differential Pair	Analog Inputs
0	0 and 1
1	2 and 3
2	4 and 5
3	6 and 7
4	8 and 9

Differential Pair	Analog Inputs
5	10 and 11
6	12 and 13
7	14 and 15

The voltage sampled in differential mode is the difference between the odd and even channels:

 ΔV (differential voltage) = V_{IN} (even channels) – V_{IN} (odd channels), therefore:

- If $\Delta V = 0$, then the conversion result = 0x1FF
- If $\Delta V > 0$, then the conversion result > 0x1FF (range is 0x1FF–0x3FF)
- If $\Delta V < 0$, then the conversion result < 0x1FF (range is 0–0x1FF)

The differential pairs assign polarities to the analog inputs: the even-numbered input is always positive, and the odd-numbered input is always negative. In order for a valid conversion result to appear, the negative input must be in the range of \pm 1.5 V of the positive input. If an analog input is greater than 3 V or less than 0 V (the valid range for analog inputs), the input voltage is clipped, meaning it appears as either 3 V or 0 V, respectively, to the ADC.

Figure 13-5 on page 459 shows an example of the negative input centered at 1.5 V. In this configuration, the differential range spans from -1.5 V to 1.5 V. Figure 13-6 on page 460 shows an example where the negative input is centered at -0.75 V, meaning inputs on the positive input saturate past a differential voltage of -0.75 V since the input voltage is less than 0 V. Figure 13-7 on page 460 shows an example of the negative input centered at 2.25 V, where inputs on the positive channel saturate past a differential voltage of 0.75 V since the input voltage would be greater than 3 V.

Figure 13-5. Differential Sampling Range, $V_{IN\ ODD}$ = 1.5 V




Figure 13-6. Differential Sampling Range, V_{IN_ODD} = 0.75 V





Figure 13-7. Differential Sampling Range, V_{IN_ODD} = 2.25 V



13.2.6 Internal Temperature Sensor

The temperature sensor's primary purpose is to notify the system that the internal temperature is too high or low for reliable operation.


The temperature sensor does not have a separate enable, because it also contains the bandgap reference and must always be enabled. The reference is supplied to other analog modules; not just the ADC.

The internal temperature sensor provides an analog temperature reading as well as a reference voltage. The voltage at the output terminal SENSO is given by the following equation:

$$SENSO = 2.7 - ((T + 55) / 75)$$

This relation is shown in Figure 13-8 on page 461.

Figure 13-8. Internal Temperature Sensor Characteristic



13.2.7 Digital Comparator Unit

An ADC is commonly used to sample an external signal and to monitor its value to ensure that it remains in a given range. To automate this monitoring procedure and reduce the amount of processor overhead that is required, atwothreefourfivesixseveneight dual-level value digital comparators are provided. Conversions from the ADC that are sent to the digital comparators are compared against the user programmable limits in the **ADC Digital Comparator Range (ADCDCCMPn)** registers. If the observed signal moves out of the acceptable range, a processor interrupt can be generated and/or a trigger can be sent to the PWM module. The digital comparators four operational modes (Once, Always, Hysteresis Once, Hysteresis Always) can be applied to three separate regions (low band, mid band, high band) as defined by the user.

13.2.7.1 Output Functions

ADC conversions can either be stored in the ADC Sample Sequence FIFOs or compared using the digital comparator resources as defined by the SnDCOP bits in the ADC Sample Sequence n Operation (ADCSSOPn) register. These selected ADC conversions are used by their respective digital comparator to monitor the external signal. Each comparator has two possible output functions: processor interrupts and triggers.

Each function has its own state machine to track the monitored signal. Even though the interrupt and trigger functions can be enabled individually or both at the same time, the same conversion data is used by each function to determine if the right conditions have been met to assert the associated output.

Interrupts

The digital comparator interrupt function is enabled by setting the CIE bit in the **ADC Digital Comparator Control (ADCDCCTLn)** register. This bit enables the interrupt function state machine to start monitoring the incoming ADC conversions. When the appropriate set of conditions is met, and the DCONSSX bit is set in the **ADCIM** register, an interrupt is sent to the interrupt controller.

Triggers

The digital comparator trigger function is enabled by setting the CTE bit in the **ADCDCCTLn** register. This bit enables the trigger function state machine to start monitoring the incoming ADC conversions. When the appropriate set of conditions is met, the corresponding digital comparator trigger to the PWM module is asserted

13.2.7.2 Operational Modes

Four operational modes are provided to support a broad range of applications and multiple possible signaling requirements: Always, Once, Hysteresis Always, and Hysteresis Once. The operational mode is selected using the CIM or CTM field in the **ADCDCCTLn** register.

Always Mode

In the Always operational mode, the associated interrupt or trigger is asserted whenever the ADC conversion value meets its comparison criteria. The result is a string of assertions on the interrupt or trigger while the conversions are within the appropriate range.

Once Mode

In the Once operational mode, the associated interrupt or trigger is asserted whenever the ADC conversion value meets its comparison criteria, and the previous ADC conversion value did not. The result is a single assertion of the interrupt or trigger when the conversions are within the appropriate range.

Hysteresis-Always Mode

The Hysteresis-Always operational mode can only be used in conjunction with the low-band or high-band regions because the mid-band region must be crossed and the opposite region entered to clear the hysteresis condition. In the Hysteresis-Always mode, the associated interrupt or trigger is asserted in the following cases: 1) the ADC conversion value meets its comparison criteria or 2) a previous ADC conversion value has met the comparison criteria, and the hysteresis condition has not been cleared by entering the opposite region. The result is a string of assertions on the interrupt or trigger that continue until the opposite region is entered.

Hysteresis-Once Mode

The Hysteresis-Once operational mode can only be used in conjunction with the low-band or high-band regions because the mid-band region must be crossed and the opposite region entered to clear the hysteresis condition. In the Hysteresis-Once mode, the associated interrupt or trigger is asserted only when the ADC conversion value meets its comparison criteria, the hysteresis condition is clear, and the previous ADC conversion did not meet the comparison criteria. The result is a single assertion on the interrupt or trigger.


13.2.7.3 Function Ranges

The two comparison values, COMPO and COMP1, in the ADC Digital Comparator Range (ADCDCCMPn) register effectively break the conversion area into three distinct regions. These regions are referred to as the low-band (less than or equal to COMPO), mid-band (greater than COMPO but less than or equal to COMP1), and high-band (greater than COMP1) regions. COMPO and COMP1 may be programmed to the same value, effectively creating two regions, but COMP1 must always be greater than or equal to the value of COMPO. A COMP1 value that is less than COMPO generates unpredictable results.

Low-Band Operation

To operate in the low-band region, either the CIC field or the CTC field in the **ADCDCCTLn** register must be programmed to 0x0. This setting causes interrupts or triggers to be generated in the low-band region as defined by the programmed operational mode. An example of the state of the interrupt/trigger signal in the low-band region for each of the operational modes is shown in Figure 13-9 on page 463. Note that a "0" in a column following the operational mode name (Always, Once, Hysteresis Always, and Hysteresis Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.

Figure 13-9. Low-Band Operation (CIC=0x0 and/or CTC=0x0)



Mid-Band Operation

To operate in the mid-band region, either the CIC field or the CTC field in the **ADCDCCTLn** register must be programmed to 0x1. This setting causes interrupts or triggers to be generated in the mid-band region according the operation mode. Only the Always and Once operational modes are available in the mid-band region. An example of the state of the interrupt/trigger signal in the mid-band region for each of the allowed operational modes is shown in Figure 13-10 on page 464. Note that a "0" in a column following the operational mode name (Always or Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.




Figure 13-10. Mid-Band Operation (CIC=0x1 and/or CTC=0x1)

High-Band Operation

To operate in the high-band region, either the CIC field or the CTC field in the **ADCDCCTLn** register must be programmed to 0x3. This setting causes interrupts or triggers to be generated in the high-band region according the operation mode. An example of the state of the interrupt/trigger signal in the high-band region for each of the allowed operational modes is shown in Figure 13-11 on page 465. Note that a "0" in a column following the operational mode name (Always, Once, Hysteresis Always, and Hysteresis Once) indicates that the interrupt or trigger signal is de-asserted and a "1" indicates that the signal is asserted.




Figure 13-11. High-Band Operation (CIC=0x3 and/or CTC=0x3)

13.3 Initialization and Configuration

In order for the ADC module to be used, the PLL must be enabled and programmed to a supported crystal frequency in the **RCC** register (see page 113). Using unsupported frequencies can cause faulty operation in the ADC module.

13.3.1 Module Initialization

Initialization of the ADC module is a simple process with very few steps: enabling the clock to the ADC, disabling the analog isolation circuit associated with all inputs that are to be used, and reconfiguring the sample sequencer priorities (if needed).

The initialization sequence for the ADC is as follows:

- 1. Enable the ADC clock by writing a value of 0x0001.0000 to the **RCGC0** register (see page 158).
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register (see page 179). To find out which GPIO port to enable, refer to Table 25-5 on page 991.
- 3. Disable the analog isolation circuit for all ADC input pins that are to be used by writing a 1 to the appropriate bits of the **GPIOAMSEL** register (see page 326) in the associated GPIO block.
- 4. If required by the application, reconfigure the sample sequencer priorities in the ADCSSPRI register. The default configuration has Sample Sequencer 0 with the highest priority and Sample Sequencer 3 as the lowest priority.

13.3.2 Sample Sequencer Configuration

Configuration of the sample sequencers is slightly more complex than the module initialization because each sample sequencer is completely programmable.

The configuration for each sample sequencer should be as follows:

- Ensure that the sample sequencer is disabled by clearing the corresponding ASENn bit in the ADCACTSS register. Programming of the sample sequencers is allowed without having them enabled. Disabling the sequencer during programming prevents erroneous execution if a trigger event were to occur during the configuration process.
- Configure the trigger event for the sample sequencer in the ADCEMUX register.
- For each sample in the sample sequence, configure the corresponding input source in the ADCSSMUXn register.
- 4. For each sample in the sample sequence, configure the sample control bits in the corresponding nibble in the ADCSSCTLn register. When programming the last nibble, ensure that the END bit is set. Failure to set the END bit causes unpredictable behavior.
- If interrupts are to be used, set the corresponding MASK bit in the ADCIM register.
- 6. Enable the sample sequencer logic by setting the corresponding ASENn bit in the **ADCACTSS** register.

13.4 Register Map

Table 13-3 on page 466 lists the ADC registers. The offset listed is a hexadecimal increment to the register's address, relative to that ADC module's base address of:

ADC0: 0x4003.8000ADC1: 0x4003.9000

Note that the ADC module clock must be enabled before the registers can be programmed (see page 158).

Table 13-3. ADC Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	ADCACTSS	R/W	0x0000.0000	ADC Active Sample Sequencer	469
0x004	ADCRIS	RO	0x0000.0000	ADC Raw Interrupt Status	470
0x008	ADCIM	R/W	0x0000.0000	ADC Interrupt Mask	472
0x00C	ADCISC	R/W1C	0x0000.0000	ADC Interrupt Status and Clear	474
0x010	ADCOSTAT	R/W1C	0x0000.0000	ADC Overflow Status	476
0x014	ADCEMUX	R/W	0x0000.0000	ADC Event Multiplexer Select	477
0x018	ADCUSTAT	R/W1C	0x0000.0000	ADC Underflow Status	481
0x020	ADCSSPRI	R/W	0x0000.3210	ADC Sample Sequencer Priority	482
0x028	ADCPSSI	WO	-	ADC Processor Sample Sequence Initiate	484
0x030	ADCSAC	R/W	0x0000.0000	ADC Sample Averaging Control	486
0x034	ADCDCISC	R/W1C	0x0000.0000	ADC Digital Comparator Interrupt Status and Clear	487
0x038	ADCCTL	R/W	0x0000.0000	ADC Control	489

Offset	Name	Туре	Reset	Description	See page
0x040	ADCSSMUX0	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 0	490
0x044	ADCSSCTL0	R/W	0x0000.0000	ADC Sample Sequence Control 0	492
0x048	ADCSSFIFO0	RO	0x0000.0000	ADC Sample Sequence Result FIFO 0	495
0x04C	ADCSSFSTAT0	RO	0x0000.0100	ADC Sample Sequence FIFO 0 Status	496
0x050	ADCSSOP0	R/W	0x0000.0000	ADC Sample Sequence 0 Operation	498
0x054	ADCSSDC0	R/W	0x0000.0000	ADC Sample Sequence 0 Digital Comparator Select	500
0x060	ADCSSMUX1	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 1	502
0x064	ADCSSCTL1	R/W	0x0000.0000	ADC Sample Sequence Control 1	503
0x068	ADCSSFIFO1	RO	0x0000.0000	ADC Sample Sequence Result FIFO 1	495
0x06C	ADCSSFSTAT1	RO	0x0000.0100	ADC Sample Sequence FIFO 1 Status	496
0x070	ADCSSOP1	R/W	0x0000.0000	ADC Sample Sequence 1 Operation	505
0x074	ADCSSDC1	R/W	0x0000.0000	ADC Sample Sequence 1 Digital Comparator Select	506
0x080	ADCSSMUX2	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 2	502
0x084	ADCSSCTL2	R/W	0x0000.0000	ADC Sample Sequence Control 2	503
0x088	ADCSSFIFO2	RO	0x0000.0000	ADC Sample Sequence Result FIFO 2	495
0x08C	ADCSSFSTAT2	RO	0x0000.0100	ADC Sample Sequence FIFO 2 Status	496
0x090	ADCSSOP2	R/W	0x0000.0000	ADC Sample Sequence 2 Operation	505
0x094	ADCSSDC2	R/W	0x0000.0000	ADC Sample Sequence 2 Digital Comparator Select	506
0x0A0	ADCSSMUX3	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 3	508
0x0A4	ADCSSCTL3	R/W	0x0000.0002	ADC Sample Sequence Control 3	509
0x0A8	ADCSSFIFO3	RO	0x0000.0000	ADC Sample Sequence Result FIFO 3	495
0x0AC	ADCSSFSTAT3	RO	0x0000.0100	ADC Sample Sequence FIFO 3 Status	496
0x0B0	ADCSSOP3	R/W	0x0000.0000	ADC Sample Sequence 3 Operation	510
0x0B4	ADCSSDC3	R/W	0x0000.0000	ADC Sample Sequence 3 Digital Comparator Select	511
0xD00	ADCDCRIC	R/W	0x0000.0000	ADC Digital Comparator Reset Initial Conditions	512
0xE00	ADCDCCTL0	R/W	0x0000.0000	ADC Digital Comparator Control 0	516
0xE04	ADCDCCTL1	R/W	0x0000.0000	ADC Digital Comparator Control 1	516
0xE08	ADCDCCTL2	R/W	0x0000.0000	ADC Digital Comparator Control 2	516
0xE0C	ADCDCCTL3	R/W	0x0000.0000	ADC Digital Comparator Control 3	516
0xE10	ADCDCCTL4	R/W	0x0000.0000	ADC Digital Comparator Control 4	516
0xE14	ADCDCCTL5	R/W	0x0000.0000	ADC Digital Comparator Control 5	516
0xE18	ADCDCCTL6	R/W	0x0000.0000	ADC Digital Comparator Control 6	516
0xE1C	ADCDCCTL7	R/W	0x0000.0000	ADC Digital Comparator Control 7	516

Offset	Name	Туре	Reset	Description	See page
0xE40	ADCDCCMP0	R/W	0x0000.0000	ADC Digital Comparator Range 0	519
0xE44	ADCDCCMP1	R/W	0x0000.0000	ADC Digital Comparator Range 1	519
0xE48	ADCDCCMP2	R/W	0x0000.0000	ADC Digital Comparator Range 2	519
0xE4C	ADCDCCMP3	R/W	0x0000.0000	ADC Digital Comparator Range 3	519
0xE50	ADCDCCMP4	R/W	0x0000.0000	ADC Digital Comparator Range 4	519
0xE54	ADCDCCMP5	R/W	0x0000.0000	ADC Digital Comparator Range 5	519
0xE58	ADCDCCMP6	R/W	0x0000.0000	ADC Digital Comparator Range 6	519
0xE5C	ADCDCCMP7	R/W	0x0000.0000	ADC Digital Comparator Range 7	519

13.5 Register Descriptions

The remainder of this section lists and describes the ADC registers, in numerical order by address offset.


Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000

This register controls the activation of the sample sequencers. Each sample sequencer can be enabled or disabled independently.

ADC Active Sample Sequencer (ADCACTSS)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	Reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	ASEN3	R/W	0	ADC SS3 Enable
				When set, this bit enables Sample Sequencer 3.
				When clear, this bit disables Sample Sequencer 3.
2	ASEN2	R/W	0	ADC SS2 Enable
				When set, this bit enables Sample Sequencer 2.
				When clear, this bit disables Sample Sequencer 2.
1	ASEN1	R/W	0	ADC SS1 Enable
				When set, this bit enables Sample Sequencer 1.
				When clear, this bit disables Sample Sequencer 1.
0	ASEN0	R/W	0	ADC SS0 Enable
				When set, this bit enables Sample Sequencer 0.
				When clear, this bit disables Sample Sequencer 0.

Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004


This register shows the status of the raw interrupt signal of each sample sequencer. These bits may be polled by software to look for interrupt conditions without sending the interrupts to the interrupt controller.

ADC Raw Interrupt Status (ADCRIS)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x004

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:17	Reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	INRDC	RO	0	Digital Comparator Raw Interrupt Status
				This bit is set when at least one bit in the ADCDCISC register is set, meaning that a digital comparator interrupt has occurred.
				This bit is clear when all bits in the ADCDCISC register are clear.
15:4	Reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	INR3	RO	0	SS3 Raw Interrupt Status
				This bit is set when a sample has completed conversion and the respective ADCSSCTL3 IEn bit is set, enabling a raw interrupt.
				This bit is cleared by writing a 1 to the ${\tt IN3}$ bit in the ADCISC register.
2	INR2	RO	0	SS2 Raw Interrupt Status
				This bit is set when a sample has completed conversion and the respective ${\tt ADCSSCTL2}$ ${\tt IEn}$ bit is set, enabling a raw interrupt.
				This bit is cleared by writing a 1 to the ${\tt IN2}$ bit in the ADCISC register.
1	INR1	RO	0	SS1 Raw Interrupt Status
				This bit is set when a sample has completed conversion and the

respective ADCSSCTL1 IEn bit is set, enabling a raw interrupt. This bit is cleared by writing a 1 to the ${\tt IN1}$ bit in the **ADCISC** register.

Bit/Field	Name	Туре	Reset	Description
0	INR0	RO	0	SS0 Raw Interrupt Status
				This bit is set when a sample has completed conversion and the respective ADCSSCTL0 IEn bit is set, enabling a raw interrupt.
				This bit is cleared by writing a 1 to the ${\tt IN0}$ bit in the ADCISC register.


Register 3: ADC Interrupt Mask (ADCIM), offset 0x008

This register controls whether the sample sequencer and digital comparator raw interrupt signals are sent to the interrupt controller. Each raw interrupt signal can be masked independently. Only a single <code>DCONSSn</code> bit should be set at any given time. Setting more than one of these bits results in the <code>INRDC</code> bit from the **ADCRIS** register being masked, and no interrupt is generated on any of the sample sequencer interrupt lines.

ADC Interrupt Mask (ADCIM)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:20	Reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	DCONSS3	R/W	0	Digital Comparator Interrupt on SS3
				When this bit is set, the raw interrupt signal from the digital comparators (INRDC bit in the ADCRIS register) is sent to the interrupt controller on the SS3 interrupt line.
				When this bit is clear, the status of the digital comparators does not affect the SS3 interrupt status.
18	DCONSS2	R/W	0	Digital Comparator Interrupt on SS2
				When this bit is set, the raw interrupt signal from the digital comparators (INRDC bit in the ADCRIS register) is sent to the interrupt controller on the SS2 interrupt line.
				When this bit is clear, the status of the digital comparators does not affect the SS2 interrupt status.
17	DCONSS1	R/W	0	Digital Comparator Interrupt on SS1
				When this bit is set, the raw interrupt signal from the digital comparators

the SS1 interrupt line.

affect the SS1 interrupt status.

(INRDC bit in the ADCRIS register) is sent to the interrupt controller on

When this bit is clear, the status of the digital comparators does not

Bit/Field	Name	Туре	Reset	Description
16	DCONSS0	R/W	0	Digital Comparator Interrupt on SS0
				When this bit is set, the raw interrupt signal from the digital comparators (INRDC bit in the ADCRIS register) is sent to the interrupt controller on the SS0 interrupt line.
				When this bit is clear, the status of the digital comparators does not affect the SS0 interrupt status.
15:4	Reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	MASK3	R/W	0	SS3 Interrupt Mask
				When this bit is set, the raw interrupt signal from Sample Sequencer 3 (ADCRIS register INR3 bit) is sent to the interrupt controller.
				When this bit is clear, the status of Sample Sequencer 3 does not affect the SS3 interrupt status.
2	MASK2	R/W	0	SS2 Interrupt Mask
				When this bit is set, the raw interrupt signal from Sample Sequencer 2 (ADCRIS register INR2 bit) is sent to the interrupt controller.
				When this bit is clear, the status of Sample Sequencer 2 does not affect the SS2 interrupt status.
1	MASK1	R/W	0	SS1 Interrupt Mask
				When this bit is set, the raw interrupt signal from Sample Sequencer 1 (ADCRIS register INR1 bit) is sent to the interrupt controller.
				When this bit is clear, the status of Sample Sequencer 1 does not affect the SS1 interrupt status.
0	MASK0	R/W	0	SS0 Interrupt Mask
				When this bit is set, the raw interrupt signal from Sample Sequencer 0 (ADCRIS register INR0 bit) is sent to the interrupt controller.
				When this bit is clear, the status of Sample Sequencer 0 does not affect the SS0 interrupt status.

Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C

This register provides the mechanism for clearing sample sequencer interrupt conditions and shows the status of interrupts generated by the sample sequencers and the digital comparators which have been sent to the interrupt controller. When read, each bit field is the logical AND of the respective INR and MASK bits. Sample sequencer interrupts are cleared by writing a 1 to the corresponding bit position. Digital comparator interrupts are cleared by writing a 1 to the appropriate bits in the ADCDCISC register. If software is polling the ADCRIS instead of generating interrupts, the sample sequence INRn bits are still cleared via the ADCISC register, even if the INn bit is not set.

ADC Interrupt Status and Clear (ADCISC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x00C Type R/W1C reset 0x0000 0000

Type	R/W1C, ı	reset 0x0	0000.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			' '		. '	Res	served			'	'	'	DCINSS3	DCINSS2	DCINSS1	DCINSS0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			' '			Res	served			•	1	1	IN3	IN2	IN1	IN0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
В	it/Field		Nam	ie	Тур	е	Reset	Des	cription							
	31:20		Reser	ved	RC)	0x000	com	patibility	with fut	ure prod	the value ducts, the edify-write	value of	a reserv		
	19		DCINS	SS3	RC)	0	Digit	tal Com	oarator I	nterrupt	Status o	n SS3			
								DCO	NSS3 b i		ADCIM r	INRDC begister a				
												a 1 to the the AD C				
	18		DCINS	SS2	RC)	0	Digit	tal Com	oarator I	nterrupt	Status o	n SS2			
								DCO	NSS2 b i		ADCIM r	INRDC begister a				
												a 1 to the the ADC				
	17		DCINS	SS1	RC)	0	Digit	tal Com	oarator I	nterrupt	Status o	n SS1			
								DCO	NSS1 b i		ADCIM r	INRDC begister a			•	
										,	U	a 1 to the the ADC				

Bit/Field	Name	Туре	Reset	Description
16	DCINSS0	RO	0	Digital Comparator Interrupt Status on SS0
				This bit is set when both the INRDC bit in the ADCRIS register and the DCONSSO bit in the ADCIM register are set, providing a level-base interrupt to the interrupt controller.
				This bit is cleared by writing a 1 to the appropriate location in the ADCDCISC register. Clearing the ADCDCISC register clears the INRDC bit.
15:4	Reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	IN3	R/W1C	0	SS3 Interrupt Status and Clear
				This bit is set when both the INR3 bit in the ADCRIS register and the MASK3 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.
				This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR3}$ bit.
2	IN2	R/W1C	0	SS2 Interrupt Status and Clear
				This bit is set when both the INR2 bit in the ADCRIS register and the MASK2 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.
				This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR2}$ bit.
1	IN1	R/W1C	0	SS1 Interrupt Status and Clear
				This bit is set when both the INR1 bit in the ADCRIS register and the MASK1 bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.
				This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR1}$ bit.
0	IN0	R/W1C	0	SS0 Interrupt Status and Clear
				This bit is set when both the INRO bit in the ADCRIS register and the MASKO bit in the ADCIM register are set, providing a level-based interrupt to the interrupt controller.
				This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR0}$ bit.

Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010


This register indicates overflow conditions in the sample sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position.

ADC Overflow Status (ADCOSTAT)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x010

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	Reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	OV3	R/W1C	0	SS3 FIFO Overflow
				This bit is set when the FIFO for Sample Sequencer 3 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped.
				This bit is cleared by writing a 1.
2	OV2	R/W1C	0	SS2 FIFO Overflow
				This bit is set when the FIFO for Sample Sequencer 2 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped.
				This bit is cleared by writing a 1.
1	OV1	R/W1C	0	SS1 FIFO Overflow
				This bit is set when the FIFO for Sample Sequencer 1 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped.
				This bit is cleared by writing a 1.
0	OV0	R/W1C	0	SS0 FIFO Overflow
				This bit is set when the FIFO for Sample Sequencer 0 has hit an overflow condition, meaning that the FIFO is full and a write was requested. When

This bit is cleared by writing a 1.

an overflow is detected, the most recent write is dropped.

Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014


The ADCEMUX selects the event (trigger) that initiates sampling for each sample sequencer. Each sample sequencer can be configured with a unique trigger source.

ADC Event Multiplexer Select (ADCEMUX)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x014

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:12	EM3	R/W	0x0	SS3 Trigger Select

This field selects the trigger source for Sample Sequencer 3.

The valid configurations for this field are:

Value	Event
0x0	Processor (default)
0x1	Analog Comparator 0
0x2	Analog Comparator 1
0x3	Analog Comparator 2
0x4	External (GPIO PB4)

PB4 can be used to trigger the ADC. However, the Note:

PB4/AIN10 pin cannot be used as both a GPIO

and an analog input.

0x5 Timer

> In addition, the trigger must be enabled with the ${\tt TnOTE}$ bit in the GPTMCTL register (see page 406).

0x6 PWM0 PWM1 0x7 PWM2 0x8 PWM3 0x9 0xA-0xE Reserved

0xF Always (continuously sample)

Bit/Field	Name	Туре	Reset	Description			
11:8	EM2	R/W	0x0	SS2 Trigger Select			
				This field	selects th	ne trigger source for Sample Sequencer 2.	
				The valid	configura	itions for this field are:	
				Value	Event		
				0x0	Processo	or (default)	
				0x1	Analog C	Comparator 0	
				0x2	Analog C	Comparator 1	
				0x3	Analog C	Comparator 2	
				0x4	External	(GPIO PB4)	
					Note:	PB4 can be used to trigger the ADC. However, the PB4/AIN10 pin cannot be used as both a GPIO and an analog input.	
				0x5	Timer		
						on, the trigger must be enabled with the TnOTE bit PTMCTL register (see page 406).	
				0x6	PWM0		
				0x7	PWM1		
				0x8	PWM2		
				0x9	PWM3		
				0xA-0xE	Reserve	d	
				0xF	Always (continuously sample)	

Bit/Field	Name	Туре	Reset	Descriptio	Description			
7:4	EM1	R/W	0x0	SS1 Trigg	SS1 Trigger Select			
				This field	selects th	e trigger source for Sample Sequencer 1.		
				The valid	configura	tions for this field are:		
				Value	Value Event			
				0x0	Processo	or (default)		
				0x1	Analog C	Comparator 0		
				0x2	Analog C	Comparator 1		
				0x3	Analog C	Comparator 2		
				0x4	External	(GPIO PB4)		
					Note:	PB4 can be used to trigger the ADC. However, the PB4/AIN10 pin cannot be used as both a GPIO and an analog input.		
				0x5	Timer			
						on, the trigger must be enabled with the TnOTE bit PTMCTL register (see page 406).		
				0x6	PWM0			
				0x7	PWM1			
				8x0	PWM2			
				0x9	PWM3			
				0xA-0xE	Reserve	d		
				0xF	Always (continuously sample)		

Bit/Field	Name	Туре	Reset	Description	on		
3:0	EM0	R/W	0x0	SS0 Trigger Select			
				This field	selects th	ne trigger source for Sample Sequencer 0.	
				The valid	configura	ations for this field are:	
				Value	Event		
				0x0	Process	or (default)	
				0x1	Analog (Comparator 0	
				0x2	Analog (Comparator 1	
				0x3	Analog (Comparator 2	
				0x4	External	(GPIO PB4)	
					Note:	<code>PB4</code> can be used to trigger the ADC. However, the <code>PB4/AIN10</code> pin cannot be used as both a GPIO and an analog input.	
				0x5	Timer		
						on, the trigger must be enabled with the THOTE bit PTMCTL register (see page 406).	
				0x6	PWM0		
				0x7	PWM1		
				0x8	PWM2		
				0x9	PWM3		
				0xA-0xE	Reserve	ed	
				0xF	Always ((continuously sample)	


Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018

This register indicates underflow conditions in the sample sequencer FIFOs. The corresponding underflow condition is cleared by writing a 1 to the relevant bit position.

ADC Underflow Status (ADCUSTAT)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x018

Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	Reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	UV3	R/W1C	0	SS3 FIFO Underflow
				This bit is set when the FIFO for Sample Sequencer 3 has hit an underflow condition, meaning that the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned.
				This bit is cleared by writing a 1.
2	UV2	R/W1C	0	SS2 FIFO Underflow
				This bit is set when the FIFO for Sample Sequencer 2 has hit an underflow condition, meaning that the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned.
				This bit is cleared by writing a 1.
1	UV1	R/W1C	0	SS1 FIFO Underflow
				This bit is set when the FIFO for Sample Sequencer 1 has hit an underflow condition, meaning that the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned.
				This bit is cleared by writing a 1.
0	UV0	R/W1C	0	SS0 FIFO Underflow
				This bit is set when the FIFO for Sample Sequencer 0 has hit an underflow condition, meaning that the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and

0s are returned.

This bit is cleared by writing a 1.


Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020

This register sets the priority for each of the sample sequencers. Out of reset, Sequencer 0 has the highest priority, and Sequencer 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority for the ADC to operate properly.

ADC Sample Sequencer Priority (ADCSSPRI)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x020 Type R/W, reset 0x0000.3210



Bit/Field	Name	Туре	Reset	Description
31:14	Reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13:12	SS3	R/W	0x3	SS3 Priority
				This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 3. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.
11:10	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:8	SS2	R/W	0x2	SS2 Priority
				This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 2. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.
7:6	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:4	SS1	R/W	0x1	SS1 Priority
				This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 1. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.
3:2	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Type	Reset	Description
1:0	SS0	R/W	0x0	SS0 Priority

This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 0. A priority encoding of 0x0 is highest and 0x3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.


Register 9: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028

This register provides a mechanism for application software to initiate sampling in the sample sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in **ADCSSPRI** dictate execution order.

This register also provides a means to configure and then initiate concurrent sampling on all ADC modules. To do this, the first ADC module should be configured. The **ADCPSSI** register for that module should then be written. The appropriate SS bits should be set along with the SYNCWAIT bit. Additional ADC modules should then be configured following the same procedure. Once the final ADC module is configured, its **ADCPSSI** register should be written with the appropriate SS bits set along with the GSYNC bit. All of the ADC modules then begin concurrent sampling according to their configuration.

ADC Processor Sample Sequence Initiate (ADCPSSI)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x028 Type WO, reset -



Bit/Field	Name	Туре	Reset	Description
31	GSYNC	R/W	0	Global Synchronize
				When set, this bit initiates sampling in multiple ADC modules at the same time. Any ADC module that has been initialized by setting an SSn bit and the SYNCWAIT bit starts sampling once this bit is written.
				This bit is cleared once sampling has been initiated.
30:28	Reserved	WO	-	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
27	SYNCWAIT	R/W	0	Synchronize Wait
				When set, this bit allows the sample sequences to be initiated, but delays sampling until the GSYNC bit is set.
				When this bit is clear, sampling begins when a sample sequence has been initiated.
26:4	Reserved	WO	-	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	SS3	WO	-	SS3 Initiate
				Setting this bit triggers sampling on Sample Sequencer 3, if the sequencer is enabled in the ADCACTSS register.
				Only a write by software is valid; a read of this register returns no meaningful data.
2	SS2	WO	-	SS2 Initiate
				Setting this bit triggers sampling on Sample Sequencer 2, if the sequencer is enabled in the ADCACTSS register.
				Only a write by software is valid; a read of this register returns no meaningful data.
1	SS1	WO	-	SS1 Initiate
				Setting this bit triggers sampling on Sample Sequencer 1, if the sequencer is enabled in the ADCACTSS register.
				Only a write by software is valid; a read of this register returns no meaningful data.
0	SS0	WO	-	SS0 Initiate
				Setting, this bit triggers sampling on Sample Sequencer 0, if the sequencer is enabled in the ADCACTSS register.
				Only a write by software is valid; a read of this register returns no meaningful data.


Register 10: ADC Sample Averaging Control (ADCSAC), offset 0x030

This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from 2^{AVG} consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG=6, then 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO. An AVG = 7 provides unpredictable results.

ADC Sample Averaging Control (ADCSAC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x030

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	Reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	AVG	R/W	0x0	Hardware Averaging Control

Specifies the amount of hardware averaging that will be applied to ADC samples. The AVG field can be any value between 0 and 6. Entering a value of 7 creates unpredictable results.


Value Description 0x0 No hardware oversampling 2x hardware oversampling 0x1 0x2 4x hardware oversampling 0x3 8x hardware oversampling 16x hardware oversampling 0x4 0x5 32x hardware oversampling 0x6 64x hardware oversampling 0x7 Reserved

Register 11: ADC Digital Comparator Interrupt Status and Clear (ADCDCISC), offset 0x034

This register provides status and acknowledgement of digital comparator interrupts. One bit is provided for each comparator.

ADC Digital Comparator Interrupt Status and Clear (ADCDCISC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x034 Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	Reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	DCINT7	R/W1C	0	Digital Comparator 7 Interrupt Status and Clear
				This bit is set when Digital Comparator 7 generates an interrupt.
				This bit is cleared by writing a 1.
6	DCINT6	R/W1C	0	Digital Comparator 6 Interrupt Status and Clear
				This bit is set when Digital Comparator 6 generates an interrupt.
				This bit is cleared by writing a 1.
5	DCINT5	R/W1C	0	Digital Comparator 5 Interrupt Status and Clear
				This bit is set when Digital Comparator 5 generates an interrupt.
				This bit is cleared by writing a 1.
4	DCINT4	R/W1C	0	Digital Comparator 4 Interrupt Status and Clear
				This bit is set when Digital Comparator 4 generates an interrupt.
				This bit is cleared by writing a 1.
3	DCINT3	R/W1C	0	Digital Comparator 3 Interrupt Status and Clear
				This bit is set when Digital Comparator 3 generates an interrupt.
				This bit is cleared by writing a 1.
2	DCINT2	R/W1C	0	Digital Comparator 2 Interrupt Status and Clear
				This bit is set when Digital Comparator 2 generates an interrupt.
				This bit is cleared by writing a 1.


Bit/Field	Name	Type	Reset	Description
1	DCINT1	R/W1C	0	Digital Comparator 1 Interrupt Status and Clear
				This bit is set when Digital Comparator 1 generates an interrupt.
				This bit is cleared by writing a 1.
0	DCINT0	R/W1C	0	Digital Comparator 0 Interrupt Status and Clear
				This bit is set when Digital Comparator 0 generates an interrupt.
				This bit is cleared by writing a 1.

Register 12: ADC Control (ADCCTL), offset 0x038

This register selects the voltage reference.

ADC Control (ADCCTL)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x038 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	Reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	VREF	R/W	0	Voltage Reference Select

When set, this bit selects the external VREFA input as the voltage reference.

When clear, this bit selects the internal reference as the voltage reference.

Register 13: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0. This register is 32 bits wide and contains information for eight possible samples.

ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 ADC1 base: 0x4003.9000 Offset 0x040

Type R/W, reset 0x0000.0000

Type		et 0x0000	1.0000																																														
ı	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16																																	
	-	MU		•		MUX6			· мuxs				MUX4																																				
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0																																	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																	
	ı	MU	JX3	ı		M	UX2			MU	JX1	1		ML	JX0	1																																	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0																																	
_					_		5 .																																										
E	Bit/Field		Nan	ne	Ty	pe	Reset	Des	cription																																								
	31:28		MUX	X7	R/	W	0x0	8th	Sample	nput Se	lect																																						
								with sam the	the sam	ple sequ he analo	uencer. I og-to-digi	t specifie tal conve	es which ersion. Th	e of a sec of the ar ne value s f 0x1 ind	nalog inp set here i	outs is ndicate																																	
	27:24		MUX	X 6	R/	R/W		0x0 7th Sample Input Select																																									
								The MUX6 field is used during the seventh sample of a sequence executed with the sample sequencer. It specifies which of the arinputs is sampled for the analog-to-digital conversion.																																									
	23:20		MUX	X 5	R	W	0x0	6th	Sample	nput Se	lect																																						
																																									with	the sam	ple sequ	uencer. I		s which	of a seq of the ar	•	
	19:16		MUX	X 4	R	W	0x0	5th	5th Sample Input Select																																								
			The ${\tt MUX4}$ field is used during the fifth sample of a sequencer. It specifies which of the an sampled for the analog-to-digital conversion.																																														
	15:12		MUX	X 3	R	W	0x0	4th	Sample	nput Se	lect																																						
								with	the sam	ple sequ	uencer. I		s which	e of a sec of the ar	•																																		
	11:8		MUX	X 2	R	W	0x0	3rd	Sample	Input Se	lect																																						
								with	the sam	ple sequ	uencer. Ì	•	s which	of a seq of the ar																																			

Bit/Field	Name	Type	Reset	Description
7:4	MUX1	R/W	0x0	2nd Sample Input Select
				The MUX1 field is used during the second sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.
3:0	MUX0	R/W	0x0	1st Sample Input Select
				The $\texttt{MUX}0$ field is used during the first sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion.

Register 14: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044

This register contains the configuration information for each sample for a sequence executed with a sample sequencer. When configuring a sample sequence, the END bit must be set for the final sample, whether it be after the first sample, eighth sample, or any sample in between. This register is 32 bits wide and contains information for eight possible samples.

ADC Sample Sequence Control 0 (ADCSSCTL0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x044

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0						
Reset	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0						
Neset	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	O
Bit/Field			Name		Ту	ре	Reset	set Description								
	31		TS	7	R/	W	0	8th	Sample ⁻	Temp Se	ensor Sel	ect				
									en this bi				sensor is	read du	iring the	eighth
									When this bit is clear, the input pin specified by the ADCSSMUXn register is read during the eighth sample of the sample sequence.							
	30		IE7	,	R/	W	0	8th	Sample I	nterrupt	Enable					
								end	of the ei	ghth sar	nple's co	nversior	n. If the M	iasko bi	s asserte it in the A t controll	ADCIM
									en this bi troller.	t is cleai	the raw	interrup	ot is not a	asserted	to the in	terrupt
								It is legal to have multiple samples within a sequence generate interrupts.								
	29		END)7	R/W	0	8th Sample is End of Sequence									
								It is defi	possible	to end t	he seque	ence on aining a	any sam set ENDr	ple posi bit are r	of the se tion. San not reque	nples
															the final sequence	
	28		D7		R/	W	0	8th	Sample I	Diff Inpu	t Select					
								corr		ng ADC S	SSMUXn	nibble n	nust be s	•	ampled. T	

When this bit is clear, the analog inputs are not differentially sampled. Because the temperature sensor does not have a differential option,

this bit must not be set when the TS7 bit is set.

Bit/Field	Name	Туре	Reset	Description
27	TS6	R/W	0	7th Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the seventh sample.
26	IE6	R/W	0	7th Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the seventh sample.
25	END6	R/W	0	7th Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the seventh sample.
24	D6	R/W	0	7th Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the seventh sample.
23	TS5	R/W	0	6th Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the sixth sample.
22	IE5	R/W	0	6th Sample Interrupt Enable
				Same definition as IE7 but used during the sixth sample.
21	END5	R/W	0	6th Sample is End of Sequence
				Same definition as END7 but used during the sixth sample.
20	D5	R/W	0	6th Sample Diff Input Select
				Same definition as D7 but used during the sixth sample.
19	TS4	R/W	0	5th Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the fifth sample.
18	IE4	R/W	0	5th Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the fifth sample.
17	END4	R/W	0	5th Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the fifth sample.
16	D4	R/W	0	5th Sample Diff Input Select
				Same definition as D7 but used during the fifth sample.
15	TS3	R/W	0	4th Sample Temp Sensor Select
				Same definition as TS7 but used during the fourth sample.
14	IE3	R/W	0	4th Sample Interrupt Enable
				Same definition as IE7 but used during the fourth sample.
13	END3	R/W	0	4th Sample is End of Sequence
				Same definition as END7 but used during the fourth sample.
12	D3	R/W	0	4th Sample Diff Input Select
				Same definition as $\mathtt{D7}$ but used during the fourth sample.


Bit/Field	Name	Туре	Reset	Description
11	TS2	R/W	0	3rd Sample Temp Sensor Select
				Same definition as TS7 but used during the third sample.
10	IE2	R/W	0	3rd Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the third sample.
9	END2	R/W	0	3rd Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the third sample.
8	D2	R/W	0	3rd Sample Diff Input Select
				Same definition as $\mathtt{D}7$ but used during the third sample.
7	TS1	R/W	0	2nd Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the first sample.
0	D0	R/W	0	1st Sample Diff Input Select
				Same definition as $\ensuremath{D7}$ but used during the first sample.

Register 15: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 Register 16: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 Register 17: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 Register 18: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8

This register contains the conversion results for samples collected with the sample sequencer (the ADCSSFIFO0 register is used for Sample Sequencer 0, ADCSSFIFO1 for Sequencer 1, ADCSSFIFO2 for Sequencer 2, and ADCSSFIFO3 for Sequencer 3). Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the ADCOSTAT and ADCUSTAT registers.

ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x048 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:10	Reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:0	DATA	RO	0x000	Conversion Result Data

Register 19: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C

Register 20: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C

Register 21: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C

Register 22: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC

This register provides a window into the sample sequencer, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO. The **ADCSSFSTAT0** register provides status on FIFO0, which has 8 entries; **ADCSSFSTAT1** on FIFO1, which has 4 entries; **ADCSSFSTAT2** on FIFO2, which has 4 entries; and **ADCSSFSTAT3** on FIFO3 which has a single entry.

ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x04C Type RO, reset 0x0000.0100

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'				'		Rese	erved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Reserved		FULL		Reserved		EMPTY		HP'	TR		ı	TP	TR	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0							

Bit/Field	Name	Туре	Reset	Description
31:13	Reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	FULL	RO	0	FIFO Full
				When this bit is set, the FIFO is currently full.
				When this bit is clear, the FIFO is not currently full.
11:9	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	EMPTY	RO	1	FIFO Empty
				When this bit is set, the FIFO is currently empty.
				When this bit is clear, the FIFO is not currently empty.
7:4	HPTR	RO	0x0	FIFO Head Pointer
				This field contains the current "head" pointer index for the FIFO, that is, the next entry to be written.

Bit/Field	Name	Type	Reset	Description
3:0	TPTR	RO	0x0	FIFO Tail Pointer
				This field contains the current "tail" pointer index for the FIFO, that is, the next entry to be read.

Register 23: ADC Sample Sequence 0 Operation (ADCSSOP0), offset 0x050

This register determines whether the sample from the given conversion on Sample Sequence 0 is saved in the Sample Sequence FIFO0 or sent to the digital comparator unit.

23

22

21

20

Software should not rely on the value of a reserved bit. To provide

preserved across a read-modify-write operation.

compatibility with future products, the value of a reserved bit should be

19

18

17

16

ADC Sample Sequence 0 Operation (ADCSSOP0)

28

27

26

25

24

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x050


Offset 0x050

31

15:13

Type R/W, reset 0x0000.0000

30



RO

Reserved

0x0

Bit/Field	Name	Туре	Reset	Description
12	S3DCOP	R/W	0	Sample 3 Digital Comparator Operation Same definition as S7DCOP but used during the fourth sample.
11:9	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	S2DCOP	R/W	0	Sample 2 Digital Comparator Operation Same definition as S7DCOP but used during the third sample.
7:5	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	S1DCOP	R/W	0	Sample 1 Digital Comparator Operation Same definition as S7DCOP but used during the second sample.
3:1	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	SODCOP	R/W	0	Sample 0 Digital Comparator Operation Same definition as S7DCOP but used during the first sample.

Register 24: ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0), offset 0x054

This register determines which digital comparator receives the sample from the given conversion on Sample Sequence 0, if the corresponding SnDCOP bit in the **ADCSSOP0** register is set.

ADC Sample Sequence 0 Digital Comparator Select (ADCSSDC0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x054

27:24

23:20

19:16

S6DCSEL

S5DCSEL

S4DCSEL

R/W

R/W


R/W

0x0

0x0

0x0

Type R/W, reset 0x0000.0000



Bit/Field	Name	туре	Reset	Description
31:28	S7DCSEL	R/W	0x0	Sample 7 Digital Comparator Select

When the S7DCOP bit in the **ADCSSOP0** register is set, this field indicates which digital comparator unit (and its associated set of control registers) receives the eighth sample from Sample Sequencer 0.

Note: Values not listed are reserved.

Value	Description
0x0	Digital Comparator Unit 0 (ADCDCCMP0 and ADCCCTL0)
0x1	Digital Comparator Unit 1 (ADCDCCMP1 and ADCCCTL1)
0x2	Digital Comparator Unit 2 (ADCDCCMP2 and ADCCCTL2)
0x3	Digital Comparator Unit 3 (ADCDCCMP3 and ADCCCTL3)
0x4	Digital Comparator Unit 4 (ADCDCCMP4 and ADCCCTL4)
0x5	Digital Comparator Unit 5 (ADCDCCMP5 and ADCCCTL5)
0x6	Digital Comparator Unit 6 (ADCDCCMP6 and ADCCCTL6)
0x7	Digital Comparator Unit 7 (ADCDCCMP7 and ADCCCTL7)
Sample	e 6 Digital Comparator Select
	eld has the same encodings as ${\tt S7DCSEL}$ but is used during the h sample.
Sample	e 5 Digital Comparator Select

This field has the same encodings as ${\tt S7DCSEL}$ but is used during the fifth sample.

This field has the same encodings as S7DCSEL but is used during the

sixth sample.

Sample 4 Digital Comparator Select

Bit/Field	Name	Туре	Reset	Description
15:12	S3DCSEL	R/W	0x0	Sample 3 Digital Comparator Select
				This field has the same encodings as ${\tt S7DCSEL}$ but is used during the fourth sample.
11:8	S2DCSEL	R/W	0x0	Sample 2 Digital Comparator Select
				This field has the same encodings as ${\tt S7DCSEL}$ but is used during the third sample.
7:4	S1DCSEL	R/W	0x0	Sample 1 Digital Comparator Select
				This field has the same encodings as ${\tt S7DCSEL}$ but is used during the second sample.
3:0	S0DCSEL	R/W	0x0	Sample 0 Digital Comparator Select
				This field has the same encodings as ${\tt S7DCSEL}$ but is used during the first sample.

Register 25: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060


Register 26: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1 or 2. These registers are 16 bits wide and contain information for four possible samples. See the **ADCSSMUX0** register on page 490 for detailed bit descriptions. The **ADCSSMUX1** register affects Sample Sequencer 1 and the **ADCSSMUX2** register affects Sample Sequencer 2.

ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x060

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	Reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:12	MUX3	R/W	0x0	4th Sample Input Select
11:8	MUX2	R/W	0x0	3rd Sample Input Select
7:4	MUX1	R/W	0x0	2nd Sample Input Select
3:0	MUX0	R/W	0x0	1st Sample Input Select

Register 27: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 Register 28: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084

These registers contain the configuration information for each sample for a sequence executed with Sample Sequencer 1 or 2. When configuring a sample sequence, the END bit must be set for the final sample, whether it be after the first sample, fourth sample, or any sample in between. These registers are 16-bits wide and contain information for four possible samples. See the **ADCSSCTL0** register on page 492 for detailed bit descriptions. The **ADCSSCTL1** register configures Sample Sequencer 1 and the **ADCSSCTL2** register configures Sample Sequencer 2.

ADC Sample Sequence Control 1 (ADCSSCTL1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x064 Type R/W, reset 0x0000.0000

Reset

0

0

0

0

0

0

0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						Rese	erved							
Type Reset	RO 0															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
Туре	R/W															

0

0

0

0

0

0

0

Bit/Field	Name	Туре	Reset	Description
31:16	Reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	TS3	R/W	0	4th Sample Temp Sensor Select Same definition as TS7 but used during the fourth sample.
14	IE3	R/W	0	4th Sample Interrupt Enable Same definition as IE7 but used during the fourth sample.
13	END3	R/W	0	4th Sample is End of Sequence Same definition as END7 but used during the fourth sample.
12	D3	R/W	0	4th Sample Diff Input Select Same definition as D7 but used during the fourth sample.
11	TS2	R/W	0	3rd Sample Temp Sensor Select Same definition as TS7 but used during the third sample.
10	IE2	R/W	0	3rd Sample Interrupt Enable Same definition as IE7 but used during the third sample.
9	END2	R/W	0	3rd Sample is End of Sequence
8	D2	R/W	0	Same definition as END7 but used during the third sample. 3rd Sample Diff Input Select Same definition as D7 but used during the third sample.
				came definition do by but does during the time duriple.

Bit/Field	Name	Туре	Reset	Description
7	TS1	R/W	0	2nd Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable
				Same definition as IE7 but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence
				Same definition as END7 but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable
				Same definition as IE7 but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the first sample.
0	D0	R/W	0	1st Sample Diff Input Select
				Same definition as D7 but used during the first sample.

Register 29: ADC Sample Sequence 1 Operation (ADCSSOP1), offset 0x070 Register 30: ADC Sample Sequence 2 Operation (ADCSSOP2), offset 0x090

This register determines whether the sample from the given conversion on Sample Sequence n is saved in the Sample Sequence n FIFO or sent to the digital comparator unit. The **ADCSSOP1** register controls Sample Sequencer 1 and the **ADCSSOP2** register controls Sample Sequencer 2.

ADC Sample Sequence 1 Operation (ADCSSOP1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x070

Type R/W, reset 0x0000.0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	' '				'		Rese	erved	1		' '		'		•
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved		S3DCOP		Reserved		S2DCOP		Reserved		S1DCOP		Reserved		SODCOP
RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
	RO 0 15	RO RO 0 0 15 14 Reserved RO RO RO	RO RO RO 0 15 14 13 Reserved RO RO RO RO	RO RO RO RO 0 0 0 0 15 14 13 12 Reserved S3DCOP RO RO RO RW	RO RO RO RO RO 0 0 0 0 0 15 14 13 12 11 Reserved S3DCOP RO RO R/W RO	RO RO<	RO RO<	Reserved RO RO RO RO RO RO RO R	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<

Bit/Field	Name	Type	Reset	Description
31:13	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	S3DCOP	R/W	0	Sample 3 Digital Comparator Operation
				When this bit is set, the fourth sample is sent to the digital comparator unit specified by the S3DCSEL bit in the ADCSSDCn register, and the value is not written to the FIFO.
				When this bit is clear, the fourth sample is saved in Sample Sequence FIFOn.
11:9	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	S2DCOP	R/W	0	Sample 2 Digital Comparator Operation
				Same definition as S3DCOP but used during the third sample.
7:5	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	S1DCOP	R/W	0	Sample 1 Digital Comparator Operation
				Same definition as S3DCOP but used during the second sample.
3:1	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	SODCOP	R/W	0	Sample 0 Digital Comparator Operation
				Same definition as S3DCOP but used during the first sample.

Register 31: ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1), offset 0x074

Register 32: ADC Sample Sequence 2 Digital Comparator Select (ADCSSDC2), offset 0x094

These registers determine which digital comparator receives the sample from the given conversion on Sample Sequence n if the corresponding SnDCOP bit in the ADCSSOPn register is set. The ADCSSDC1 register controls the selection for Sample Sequencer 1 and the ADCSSDC2 register controls the selection for Sample Sequencer 2.

ADC Sample Sequence 1 Digital Comparator Select (ADCSSDC1)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x074

D:4/E: -1-4


11:8

S2DCSEL

R/W

0x0

Type R/W, reset 0x0000.0000



Bit/Field	name	туре	Reset	Description
31:16	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:12	S3DCSEL	R/W	0x0	Sample 3 Digital Comparator Select

D = = ==:== #: = ==

When the S3DCOP bit in the **ADCSSOPn** register is set, this field indicates which digital comparator unit (and its associated set of control registers) receives the eighth sample from Sample Sequencer n.

Note: Values not listed are reserved.

Note:	Values not listed are reserved.
Value	Description
0x0	Digital Comparator Unit 0 (ADCDCCMP0 and ADCCCTL0)
0x1	Digital Comparator Unit 1 (ADCDCCMP1 and ADCCCTL1)
0x2	Digital Comparator Unit 2 (ADCDCCMP2 and ADCCCTL2)
0x3	Digital Comparator Unit 3 (ADCDCCMP3 and ADCCCTL3)
0x4	Digital Comparator Unit 4 (ADCDCCMP4 and ADCCCTL4)
0x5	Digital Comparator Unit 5 (ADCDCCMP5 and ADCCCTL5)
0x6	Digital Comparator Unit 6 (ADCDCCMP6 and ADCCCTL6)
0x7	Digital Comparator Unit 7 (ADCDCCMP7 and ADCCCTL7)
Sample	e 2 Digital Comparator Select

This field has the same encodings as ${\tt S3DCSEL}$ but is used during the third sample.

Bit/Field	Name	Туре	Reset	Description
7:4	S1DCSEL	R/W	0x0	Sample 1 Digital Comparator Select
				This field has the same encodings as ${\tt S3DCSEL}$ but is used during the second sample.
3:0	S0DCSEL	R/W	0x0	Sample 0 Digital Comparator Select
				This field has the same encodings as ${\tt S3DCSEL}$ but is used during the first sample.


Register 33: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0

This register defines the analog input configuration for the sample executed with Sample Sequencer 3. This register is 4 bits wide and contains information for one possible sample. See the ADCSSMUX0 register on page 490 for detailed bit descriptions.

ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0A0

Type R/W, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:4	Reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	MUX0	R/W	0	1st Sample Input Select

Register 34: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4

This register contains the configuration information for a sample executed with Sample Sequencer 3. The ENDO bit is always set as this sequencer can execute only one sample. This register is 4 bits wide and contains information for one possible sample. See the **ADCSSCTLO** register on page 492 for detailed bit descriptions.

ADC Sample Sequence Control 3 (ADCSSCTL3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0A4 Type R/W, reset 0x0000.0002



Bit/Field	Name	Type	Reset	Description
31:4	Reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TS0	R/W	0	1st Sample Temp Sensor Select Same definition as TS7 but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable Same definition as IE7 but used during the first sample.
1	END0	R/W	1	1st Sample is End of Sequence Same definition as END7 but used during the first sample. Because this sequencer has only one entry, this bit must be set.
0	D0	R/W	0	1st Sample Diff Input Select Same definition as D7 but used during the first sample.

Register 35: ADC Sample Sequence 3 Operation (ADCSSOP3), offset 0x0B0


This register determines whether the sample from the given conversion on Sample Sequence 3 is saved in the Sample Sequence 3 FIFO or sent to the digital comparator unit.

ADC Sample Sequence 3 Operation (ADCSSOP3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000

Offset 0x0B0

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	SODCOP	R/W	0	Sample 0 Digital Comparator Operation

When this bit is set, the sample is sent to the digital comparator unit specified by the SODCSEL bit in the **ADCSSDC3** register, and the value is not written to the FIFO.


When this bit is clear, the sample is saved in Sample Sequence FIFO3.

Register 36: ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3), offset 0x0B4

This register determines which digital comparator receives the sample from the given conversion on Sample Sequence 3 if the corresponding SnDCOP bit in the **ADCSSOP3** register is set.

ADC Sample Sequence 3 Digital Comparator Select (ADCSSDC3)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0x0B4 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	SODCSEL	R/W	0x0	Sample 0 Digital Comparator Select

When the SODCOP bit in the **ADCSSOP3** register is set, this field indicates which digital comparator unit (and its associated set of control registers) receives the sample from Sample Sequencer 3.

Note: Values not listed are reserved.

Value	Description
0x0	Digital Comparator Unit 0 (ADCDCCMP0 and ADCCCTL0)
0x1	Digital Comparator Unit 1 (ADCDCCMP1 and ADCCCTL1)
0x2	Digital Comparator Unit 2 (ADCDCCMP2 and ADCCCTL2)
0x3	Digital Comparator Unit 3 (ADCDCCMP3 and ADCCCTL3)
0x4	Digital Comparator Unit 4 (ADCDCCMP4 and ADCCCTL4)
0x5	Digital Comparator Unit 5 (ADCDCCMP5 and ADCCCTL5)
0x6	Digital Comparator Unit 6 (ADCDCCMP6 and ADCCCTL6)
0x7	Digital Comparator Unit 7 (ADCDCCMP7 and ADCCCTL7)


Register 37: ADC Digital Comparator Reset Initial Conditions (ADCDCRIC), offset 0xD00

This register provides the ability to reset any of the digital comparator interrupt or trigger functions back to their initial conditions. Resetting these functions ensures that the data that is being used by the interrupt and trigger functions in the digital comparator unit is not stale.

ADC Digital Comparator Reset Initial Conditions (ADCDCRIC)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xD00

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:24	Reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23	DCTRIG7	R/W	0	Digital Comparator Trigger 7
				When this bit is set, the Digital Comparator 7 trigger unit is reset to its initial conditions.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
22	DCTRIG6	R/W	0	Digital Comparator Trigger 6
				When this bit is set, the Digital Comparator 6 trigger unit is reset to its initial conditions.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
21	DCTRIG5	R/W	0	Digital Comparator Trigger 5
				When this bit is set, the Digital Comparator 5 trigger unit is reset to its

initial conditions.

Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Bit/Field	Name	Туре	Reset	Description
20	DCTRIG4	R/W	0	Digital Comparator Trigger 4
				When this bit is set, the Digital Comparator 4 trigger unit is reset to its initial conditions.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
19	DCTRIG3	R/W	0	Digital Comparator Trigger 3
				When this bit is set, the Digital Comparator 3 trigger unit is reset to its initial conditions.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
18	DCTRIG2	R/W	0	Digital Comparator Trigger 2
				When this bit is set, the Digital Comparator 2 trigger unit is reset to its initial conditions.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
17	DCTRIG1	R/W	0	Digital Comparator Trigger 1
				When this bit is set, the Digital Comparator 1 trigger unit is reset to its initial conditions.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
16	DCTRIG0	R/W	0	Digital Comparator Trigger 0
				When this bit is set, the Digital Comparator 0 trigger unit is reset to its initial conditions.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the trigger, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
15:8	Reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	DCINT7	R/W	0	Digital Comparator Trigger 7
				When this bit is set, the Digital Comparator 7 interrupt unit is reset to its initial conditions.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Bit/Field	Name	Туре	Reset	Description
6	DCINT6	R/W	0	Digital Comparator Trigger 6
				When this bit is set, the Digital Comparator 6 interrupt unit is reset to its initial conditions.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
5	DCINT5	R/W	0	Digital Comparator Trigger 5
				When this bit is set, the Digital Comparator 5 interrupt unit is reset to its initial conditions.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
4	DCINT4	R/W	0	Digital Comparator Trigger 4
				When this bit is set, the Digital Comparator 4 interrupt unit is reset to its initial conditions.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
3	DCINT3	R/W	0	Digital Comparator Trigger 3
				When this bit is set, the Digital Comparator 3 interrupt unit is reset to its initial conditions.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
2	DCINT2	R/W	0	Digital Comparator Trigger 2
				When this bit is set, the Digital Comparator 2 interrupt unit is reset to its initial conditions.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.
1	DCINT1	R/W	0	Digital Comparator Trigger 1
				When this bit is set, the Digital Comparator 1 interrupt unit is reset to its initial conditions.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.

Bit/Field	Name	Туре	Reset	Description
0	DCINT0	R/W	0	Digital Comparator Trigger 0 When this bit is set, the Digital Comparator 0 interrupt unit is reset to its
				initial conditions.
				Because the digital comparators use the current and previous ADC conversion values to determine when to assert the interrupt, it is important to reset the digital comparator to initial conditions when starting a new sequence so that stale data is not used.


Register 38: ADC Digital Comparator Control 0 (ADCDCCTL0), offset 0xE00 Register 39: ADC Digital Comparator Control 1 (ADCDCCTL1), offset 0xE04 Register 40: ADC Digital Comparator Control 2 (ADCDCCTL2), offset 0xE08 Register 41: ADC Digital Comparator Control 3 (ADCDCCTL3), offset 0xE0C Register 42: ADC Digital Comparator Control 4 (ADCDCCTL4), offset 0xE10 Register 43: ADC Digital Comparator Control 5 (ADCDCCTL5), offset 0xE14 Register 44: ADC Digital Comparator Control 6 (ADCDCCTL6), offset 0xE18 Register 45: ADC Digital Comparator Control 7 (ADCDCCTL7), offset 0xE1C

This register provides the comparison encodings that generate an interrupt or PWM trigger.

ADC Digital Comparator Control 0 (ADCDCCTL0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xE00 Type R/W, reset 0x0000.0000

D:4/E: -1-4



Bit/Field	name	туре	Reset	Description
31:13	Reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	CTE	R/W	0	Comparison Trigger Enable

When set, this bit enables the trigger function state machine. The ADC conversion data is used to determine if a trigger should be generated according to the programming of the CTC and CTM fields.

When clear, this bit disables the trigger function state machine. ADC conversion data is ignored by the trigger function.

Bit/Field	Name	Туре	Reset	Description
11:10	СТС	R/W	0x0	Comparison Trigger Condition
				This field specifies the operational region in which a trigger is generated when the ADC conversion data is compared against the values of COMPO and COMP1. The COMPO and COMP1 fields are defined in the ADCDCCMPx registers.
				Value Mode
				0x0 Low Band
				ADC Data < COMP0 and < COMP1
				0x1 Mid Band
				COMP0 ≤ ADC Data < COMP1
				0x2 Reserved
				0x3 High Band
				COMP0 ≤ COMP1 ≤ ADC Data
9:8	СТМ	R/W	0x0	Comparison Trigger Mode
				This field specifies the mode by which the trigger comparison is made.
				Value Mode
				0x0 Always
				This mode generates a trigger every time the ADC conversion data falls within the selected operational region.
				0x1 Once
				This mode generates a trigger the first time that the ADC conversion data enters the selected operational region.
				0x2 Hysteresis Always
				This mode generates a trigger when the ADC conversion data falls within the selected operational region and continues to generate the trigger until the hysteresis condition is cleared by entering the opposite operational region.
				Note that the hysteresis modes are only defined for CTC encodings of 0x0 and 0x3.
				0x3 Hysteresis Once
				This mode generates a trigger the first time that the ADC conversion data falls within the selected operational region. No additional triggers are generated until the hysteresis condition is cleared by entering the opposite operational region.
				Note that the hysteresis modes are only defined for \mathtt{CTC} encodings of 0x0 and 0x3.
7:5	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
4	CIE	R/W	0	Comparison Interrupt Enable
				When set, this bit enables the comparison interrupt. The ADC conversion data is used to determine if an interrupt should be generated according to the programming of the CIC and CIM fields.
				When clear, this bit disables the comparison interrupt. ADC conversion data has no effect on interrupt generation.
3:2	CIC	R/W	0x0	Comparison Interrupt Condition
				This field specifies the operational region in which an interrupt is generated when the ADC conversion data is compared against the values of COMPO and COMP1. The COMPO and COMP1 fields are defined in the ADCDCCMPx registers.
				Value Mode
				0x0 Low Band
				ADC Data < COMP0 and < COMP1
				0x1 Mid Band
				COMP0 ≤ ADC Data < COMP1
				0x2 Reserved
				0x3 High Band
				COMP0 < COMP1 ≤ ADC Data
1:0	CIM	R/W	0x0	Comparison Interrupt Mode
				This field specifies the mode by which the interrupt comparison is made.
				Value Mode
				0x0 Always
				This mode generates an interrupt every time the ADC conversion data falls within the selected operational region. Ox1 Once
				This mode generates an interrupt the first time that the ADC
				conversion data enters the selected operational region.
				0x2 Hysteresis Always
				This mode generates an interrupt when the ADC conversion data falls within the selected operational region and continues to generate the interrupt until the hysteresis condition is cleared by entering the opposite operational region.
				Note that the hysteresis modes are only defined for CTC encodings of 0x0 and 0x3.
				0x3 Hysteresis Once
				This mode generates an interrupt the first time that the ADC conversion data falls within the selected operational region. No additional interrupts are generated until the hysteresis condition is cleared by entering the opposite operational region.
				Note that the hysteresis modes are only defined for \mathtt{CTC} encodings of 0x0 and 0x3.

Register 46: ADC Digital Comparator Range 0 (ADCDCCMP0), offset 0xE40 Register 47: ADC Digital Comparator Range 1 (ADCDCCMP1), offset 0xE44 Register 48: ADC Digital Comparator Range 2 (ADCDCCMP2), offset 0xE48 Register 49: ADC Digital Comparator Range 3 (ADCDCCMP3), offset 0xE4C Register 50: ADC Digital Comparator Range 4 (ADCDCCMP4), offset 0xE50 Register 51: ADC Digital Comparator Range 5 (ADCDCCMP5), offset 0xE54 Register 52: ADC Digital Comparator Range 6 (ADCDCCMP6), offset 0xE58 Register 53: ADC Digital Comparator Range 7 (ADCDCCMP7), offset 0xE5C

This register defines the comparison values that are used to determine if the ADC conversion data falls in the appropriate operating region. Note that the value in the COMP1 field must be greater than or equal to the value in the COMP0 field or unexpected results can occur.

ADC Digital Comparator Range 0 (ADCDCCMP0)

ADC0 base: 0x4003.8000 ADC1 base: 0x4003.9000 Offset 0xE40 Type R/W, reset 0x0000.0000

4 23 22 21 20 19 18 17	24 23 22 21 2	25	26	27	28	29	30	31	
COMP1	COMP1		'		erved	Rese	1		
N R/W R/W R/W R/W R/W R/W	R/W R/W R/W R/W R/	R/W	RO	RO	RO	RO	RO	RO	Type '
0 0 0 0 0 0 0	0 0 0 0	0	0	0	0	0	0	0	Reset
7 6 5 4 3 2 1	8 7 6 5	9	10	11	12	13	14	15	
СОМРО	1	Reserved							
N R/W R/W R/W R/W R/W R/W	R/W R/W R/W R/W R/	R/W	RO	RO	RO	RO	RO	RO	Туре
0 0 0 0 0 0 0	0 0 0 0	0	0	0	0	0	0	0	Reset
COMP0 N RW RW RW RW RW RW RW RW	COMP0	R/W	Î	RO	erved RO	Rese	RO	RO	

Bit/Field	Name	Type	Reset	Description
31:26	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
25:16	COMP1	R/W	0x000	Compare 1
				The value in this field is compared against the ADC conversion data. The result of the comparison is used to determine if the data lies within the high-band region.
				Note that the value of ${\tt COMP1}$ must be greater than or equal to the value of ${\tt COMP0}$.
15:10	Reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:0	COMP0	R/W	0x000	Compare 0

The value in this field is compared against the ADC conversion data. The result of the comparison is used to determine if the data lies within the low-band region.

14 Universal Asynchronous Receivers/Transmitters (UARTs)


Each Stellaris® Universal Asynchronous Receiver/Transmitter (UART) has the following features:

- Programmable baud-rate generator allowing speeds up to 5 (80 MHz) or 6.25 (100 MHz) Mbps for regular speed (divide by 16) and 10 (80 MHz) or 12.5 (100 MHz) Mbps for high speed (divide by 8)
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- LIN protocol support
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- False-start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing
 - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 μs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration
- Support for communication with ISO 7816 smart cards
- Full modem handshake support (on UART1)
- Standard FIFO-level and End-of-Transmission interrupts
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive

- Receive single request asserted when data is in the FIFO; burst request asserted at programmed FIFO level
- Transmit single request asserted when there is space in the FIFO; burst request asserted at programmed FIFO level

14.1 Block Diagram

Figure 14-1. UART Module Block Diagram



14.2 Functional Description

Each Stellaris[®] UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 541). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.


The UART peripheral also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the **UARTCTL** register.

14.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 14-2 on page 522 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 14-2. UART Character Frame



14.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 537) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 538). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the *BRD* and *BRDF* is the fractional part, separated by a decimal place.)

```
BRD = BRDI + BRDF = UARTSysClk / (ClkDiv * Baud Rate)
```

where <code>UARTSysClk</code> is the system clock connected to the <code>UART</code>, and <code>ClkDiv</code> is either 16 (if <code>HSE</code> in <code>UARTCTL</code> is clear) or 8 (if <code>HSE</code> is set).

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 8x or 16x the baud-rate (referred to as Baud8 and Baud16, depending upon the setting of the HSE bit (bit 5) in **UARTCTL**). This reference clock is divided by 8 or 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control**, **High Byte (UARTLCRH)** register (see page 539), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

UARTIBRD write, UARTFBRD write, and UARTLCRH write

- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

14.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 534) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 or fourth cycle of Baud8 depending upon the setting of the HSE bit (bit 5) in **UARTCTL** (described in "Transmit/Receive Logic" on page 522).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16 (HSE clear) or the fourth cycle of Baud 8 (HSE set), otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 532). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 or 8th cycle of Baud8 (that is, one bit period later) according to the programmed length of the data characters and value of the HSE bit in **UARTCTL**. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.


14.2.4 Serial IR (SIR)

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream, and half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output, and decoded input to the UART. The UART signal pins can be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW. This drives the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 μs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the **UARTCR** register. See page 536 for more information on IrDA low-power pulse-duration configuration.

Figure 14-3 on page 524 shows the UART transmit and receive signals, with and without IrDA modulation.

Figure 14-3. IrDA Data Modulation



In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10 ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased, or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency, or receiver setup time.

14.2.5 ISO 7816 Support

The UART offers basic support to allow communication with an ISO 7816 smartcard. When bit 3 (SMART) of the **UARTCTL** register is set, the Untx line is used as a bit clock, and UnRX is used as the half-duplex communication line connected to the smartcard.

When using ISO 7816 mode, the **UARTLCRH** register must be set to transmit 8-bit words (WLEN bits 6:5 set to 0x3) with EVEN parity (PEN set to 1 and EPS set to 1). In this mode, the UART is automatically set to use 2 stop bits, and the STP2 bit of the **UARTLCRH** register is ignored.

If a parity error is detected during transmission, the data line (UARTRXD) will be pulled Low during the second stop bit. This will trigger the UART to abort the transmission, flushing the transmit FIFO and discarding any data it contains, and raise a parity error interrupt, allowing software to detect the problem and initiate retransmission of the affected data. Note that the UART does not support automatic retransmission in this case.

14.2.6 LIN Support

The UART module offers hardware support for the LIN protocol as either a master or a slave. The LIN mode is enabled by setting the LIN bit in the **UARTCTL** register. A LIN message is identified by the use of a Sync Break at the beginning of the message. The Sync Break is a transmission of a series of 0s. The Sync Break is followed by the Sync data field (0x55).

The UART should be configured as followed to operate in LIN mode:

- 1. Configure the UART for 1 start bit, 8 data bits, no parity, and 1 stop bit. Enable the Transmit FIFO.
- 2. Set the LIN bit in the **UARTCTL** register.

When preparing to send a LIN message, the TXFIFO should contain the Sync data (0x55) at FIFO location 0, the Identifier data at location 1, the data to be transmitted, and the checksum in the final FIFO entry.

14.2.6.1 LIN Master

The UART is enabled to be the LIN master by setting the MASTER bit in the **UARTLCTL** register. The length of the Sync Break is programmable using the BLEN field in the **UARTLCTL** register and can be 13-16 bits (baud clock cycles).

14.2.6.2 LIN Slave

The LIN UART slave is required to adjust its baud rate to that of the LIN master. In slave mode, the LIN UART recognizes the Sync Break, which must be at least 13 bits in duration. A timer is provided to capture timing data on the 1st and 5th falling edges of the Sync field so that the baud rate can be adjusted to match the master.

After detecting a Sync Break, the UART waits for the synchronization field. The first falling edge generates an interrupt using the LME1RIS bit in the **UARTRIS** register, and the timer value is captured and stored in the **UARTLSS** register (T1). On the fifth falling edge, a second interrupt is generated using the LME5RIS bit in the **UARTRIS** register, and the timer value is captured again (T2). The actual baud rate can be calculated using (T2-T1)/8, and the local baud rate should be adjusted as needed.

14.2.7 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 530). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 539).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 534) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 544). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, ½, ½, ¾, and 7/8. For example, if the ¼ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the ½ mark.

14.2.8 Interrupts

The UART can generate interrupts when the following conditions are observed:

Overrun Error

- Break Error
- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met, or, if the EOT bit in UARTCTRL is set, when the last bit of all transmitted data leaves the serializer)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 550).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 546) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 548).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 552).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

14.2.9 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 541). In loopback mode, data transmitted on UnTx is received on the UnRx input.

14.2.10 DMA Operation

The UART provides an interface connected to the μ DMA controller. The DMA operation of the UART is enabled through the **UART DMA Control (UARTDMACTL)** register. When DMA operation is enabled, the UART will assert a DMA request on the receive or transmit channel when the associated FIFO can transfer data. For the receive channel, a single transfer request is asserted whenever there is any data in the receive FIFO. A burst transfer request is asserted whenever the amount of data in the receive FIFO is at or above the FIFO trigger level. For the transmit channel, a single transfer request is asserted whenever there is at least one empty location in the transmit FIFO. The burst request is asserted whenever the transmit FIFO contains fewer characters than the FIFO trigger level. The single and burst DMA transfer requests are handled automatically by the μ DMA controller depending how the DMA channel is configured.

To enable DMA operation for the receive channel, the RXDMAE bit of the **DMA Control** (**UARTDMACTL**) register should be set. To enable DMA operation for the transmit channel, the TXDMAE bit of **UARTDMACTL** should be set. The UART can also be configured to stop using DMA for the receive channel if a receive error occurs. If the DMAERR bit of **UARTDMACR** is set, then when a receive error occurs, the DMA receive requests will be automatically disabled. This error condition can be cleared by clearing the UART error interrupt.

If DMA is enabled, then the μ DMA controller will trigger an interrupt when a transfer is complete. The interrupt will occur on the UART interrupt vector. Therefore, if interrupts are used for UART operation and DMA is enabled, the UART interrupt handler must be designed to handle the μ DMA completion interrupt.

See "Micro Direct Memory Access (μ DMA)" on page 226 for more details about programming the μ DMA controller.

14.2.11 IrDA SIR block

The IrDA SIR block contains an IrDA serial IR (SIR) protocol encoder/decoder. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol, which should be connected to an IR transceiver.

The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception.

14.3 Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the UART1, UART1, or UART2 bits in the **RCGC1** register. See page 167. In addition, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register in the System Control module. See page 179. To find out which GPIO port to enable, refer to Table 25-5 on page 991.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 522, the BRD can be calculated:

```
BRD = 20,000,000 / (16 * 115,200) = 10.8507
```

which means that the DIVINT field of the **UARTIBRD** register (see page 537) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 538) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the **UARTCTL** register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.

- 3. Write the fractional portion of the BRD to the **UARTFBRD** register.
- Write the desired serial parameters to the UARTLCRH register (in this case, a value of 0x0000.0060).
- 5. Optionally, configure the uDMA channel (see "Micro Direct Memory Access (µDMA)" on page 226) and enable the DMA option(s) in the **UARTDMACTL** register.
- 6. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

14.4 Register Map

Table 14-1 on page 528 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

UART0: 0x4000.C000UART1: 0x4000.D000UART2: 0x4000.E000

Note that the UART module clock must be enabled before the registers can be programmed (see page 167).

Note: The UART must be disabled (see the UARTEN bit in the UARTCTL register on page 541) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 14-1. UART Register Map

Offset	Name	Type	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	530
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	532
0x018	UARTFR	RO	0x0000.0090	UART Flag	534
0x020	UARTILPR	R/W	0x0000.0000	UART IrDA Low-Power Register	536
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	537
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	538
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	539
0x030	UARTCTL	R/W	0x0000.0300	UART Control	541
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	544
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	546
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	548
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	550
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	552
0x048	UARTDMACTL	R/W	0x0000.0000	UART DMA Control	554
0x090	UARTLCTL	R/W	0x0000.0000	UART LIN Control	555
0x094	UARTLSS	RO	0x0000.0000	UART LIN Snap Shot	556

Offset	Name	Type	Reset	Description	See page
0x098	UARTLTIM	RO	0x0000.0000	UART LIN Timer	557
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	558
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	559
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	560
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	561
0xFE0	UARTPeriphID0	RO	0x0000.0060	UART Peripheral Identification 0	562
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	563
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	564
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	565
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	566
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	567
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	568
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	569

14.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).


When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UART Data (UARTDR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	OE	RO	0	UART Overrun Error The OE values are defined as follows: Value Description 0 There has been no data loss due to a FIFO overrun. 1 New data was received when the FIFO was full, resulting in data loss.
10	BE	RO	0	UART Break Error

This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).

In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input goes to a 1 (marking state) and the next valid start bit is received.

Bit/Field	Name	Туре	Reset	Description
9	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received
				When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The **UARTRSR/UARTECR** register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.


A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

Reads

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x004

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	OE	RO	0	UART Overrun Error When this bit is set to 1, data is received and the FIFO is already full. This bit is cleared to 0 by a write to UARTECR .
				The FIFO contents remain valid since no further data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must now read the data in order to empty the FIFO.
2	BE	RO	0	UART Break Error

This bit is set to 1 when a break condition is detected, indicating that the received data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).

This bit is cleared to 0 by a write to **UARTECR**.

In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received.

Bit/Field	Name	Type	Reset	Description
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				This bit is cleared to 0 by a write to UARTECR .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1)

stop bit (a valid stop bit is 1).


This bit is cleared to 0 by a write to **UARTECR**.

In FIFO mode, this error is associated with the character at the top of the FIFO.

Writes

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x004 Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	WO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	WO	0	Error Clear

A write to this register of any data clears the framing, parity, break, and overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1. The RI, DCD, DSR and CTS bits indicate the modem status.

UART Flag (UARTFR)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0x018
Type RO, reset 0x0000.0090

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'	'	1 1		'		rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	'	reserved		1		RI	TXFE	RXFF	TXFF	RXFE	BUSY	DCD	DSR	CTS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:9	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
8	RI	RO	0	Ring Indicator
				This bit is 1 if the U1RI signal is asserted, or 0 otherwise.
7	TXFE	RO	1	UART Transmit FIFO Empty
				The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.
				If the FIFO is disabled (FEN is 0), this bit is set when the transmit holding register is empty.
				If the FIFO is enabled (FEN is 1), this bit is set when the transmit FIFO is empty.
6	RXFF	RO	0	UART Receive FIFO Full
				The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register.
				If the FIFO is disabled, this bit is set when the receive holding register is full.
				If the FIFO is enabled, this bit is set when the receive FIFO is full.
5	TXFF	RO	0	UART Transmit FIFO Full
				The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register.
				If the FIFO is disabled, this bit is set when the transmit holding register is full.
				If the FIFO is enabled, this bit is set when the transmit FIFO is full.

Bit/Field	Name	Туре	Reset	Description
4	RXFE	RO	1	UART Receive FIFO Empty
				The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register.
				If the FIFO is disabled, this bit is set when the receive holding register is empty.
				If the FIFO is enabled, this bit is set when the receive FIFO is empty.
3	BUSY	RO	0	UART Busy
				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2	DCD	RO	0	Data Carrier Detect
				This bit is 1 if the U1DCD signal is asserted, or 0 otherwise.
1	DSR	RO	0	Data Set Ready
				This bit is 1 if the <code>Uldsr</code> signal is asserted, or 0 otherwise.
0	CTS	RO	0	Clear To Send
				This bit is 1 if the ulcts signal is asserted, or 0 otherwise.
	4321	4 RXFE 3 BUSY 2 DCD 1 DSR	4 RXFE RO 3 BUSY RO 2 DCD RO 1 DSR RO	4 RXFE RO 1 3 BUSY RO 0 2 DCD RO 0 1 DSR RO 0

Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The **UARTILPR** register is an 8-bit read/write register that stores the low-power counter divisor value used to derive the low-power SIR pulse width clock by dividing down the system clock (SysClk). All the bits are cleared to 0 when reset.

The internal IrlpBaud16 clock is generated by dividing down SysClk according to the low-power divisor value written to **UARTILPR**. The duration of SIR pulses generated when low-power mode is enabled is three times the period of the IrlpBaud16 clock. The low-power divisor value is calculated as follows:

ILPDVSR = SysClk / F_{IrLPBaud16}

where F_{Trt.PBaud16} is nominally 1.8432 MHz.


You must choose the divisor so that $1.42\,\text{MHz} < F_{\texttt{IrlPBaud16}} < 2.12\,\text{MHz}$, which results in a low-power pulse duration of $1.41-2.11\,\mu\text{s}$ (three times the period of IrlPBaud16). The minimum frequency of IrlPBaud16 ensures that pulses less than one period of IrlPBaud16 are rejected, but that pulses greater than $1.4\,\mu\text{s}$ are accepted as valid pulses.

Note: Zero is an illegal value. Programming a zero value results in no IrLPBaud16 pulses being generated.

UART IrDA Low-Power Register (UARTILPR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x020

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	ILPDVSR	R/W	0x00	IrDA Low-Power Divisor

This is an 8-bit low-power divisor value.

Preliminary

Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024


The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD**=0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 522 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x024

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	DIVINT	R/W	0x0000	Integer Baud-Rate Divisor

Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028


The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 522 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x028

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:0	DIVFRAC	R/W	0x000	Fractional Baud-Rate Divisor

Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x02C Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	'					rese	rved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	'	rese	rved				SPS	WL	EN	FEN	STP2	EPS	PEN	BRK
Type	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	SPS	R/W	0	UART Stick Parity Select
				When bits 1, 2, and 7 of UARTLCRH are set, the parity bit is transmitted and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1.
				When this bit is cleared, stick parity is disabled.
6:5	WLEN	R/W	0	UART Word Length
				The bits indicate the number of data bits transmitted or received in a frame as follows:
				Value Description
				0x3 8 bits
				0x2 7 bits
				0x1 6 bits
				0x0 5 bits (default)
4	FEN	R/W	0	UART Enable FIFOs
				If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO

February 24, 2009 539

mode).

When cleared to 0, FIFOs are disabled (Character mode). The FIFOs

become 1-byte-deep holding registers.

Bit/Field	Name	Туре	Reset	Description
3	STP2	R/W	0	UART Two Stop Bits Select
				If this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received. The setting of this bit is ignored if the SMART bit is set in the UARTCTL register. When in 7816 smartcard mode, the number of stop bits is forced to 2.
2	EPS	R/W	0	UART Even Parity Select
				If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
1	PEN	R/W	0	UART Parity Enable
				If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be

cleared to 0.

Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.


Note: The UARTCTL register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the UARTCTL register.

- Disable the UART.
- 2. Wait for the end of transmission or reception of the current character.
- 3. Flush the transmit FIFO by disabling bit 4 (FEN) in the line control register (UARTLCRH).
- 4. Reprogram the control register.
- Enable the UART.

UART Control (UARTCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x030

Type R/W, reset 0x0000.0300



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	CTSEN	R/W	0	Enable Clear To Send
				If this bit is set to 1, CTS hardware flow control is enabled. Data is only transmitted when the ${\tt U1CTS}$ signal is asserted.
14	RTSEN	R/W	0	Enable Request to Send
				If this but is set to 1, RTS hardware flow control is enabled. Data is only requested (by asserting $\tt U1RTS$) when there is space in the receive FIFO

for it to be stored.

Bit/Field	Name	Туре	Reset	Description
13:12	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	RTS	R/W	0	Request to Send
				This bit sets the state of the <code>U1RTS</code> output. If <code>RTSEN</code> is set to 1, the UART controls the state of <code>U1RTS</code> automatically and this bit is ignored. When flow control is selected, this bit becomes read-only. Read it to determine the state of the RTS handshake that is being controlled by the hardware.
10	DTR	R/W	0	Data Terminal Ready
				This bit sets the state of the U1DTR output.
9	RXE	R/W	1	UART Receive Enable
				If this bit is set to 1, the receive section of the UART is enabled. When the UART is disabled in the middle of a receive, it completes the current character before stopping.
				Note: To enable reception, the UARTEN bit must also be set.
8	TXE	R/W	1	UART Transmit Enable
				If this bit is set to 1, the transmit section of the UART is enabled. When the UART is disabled in the middle of a transmission, it completes the current character before stopping.
				Note: To enable transmission, the UARTEN bit must also be set.
7	LBE	R/W	0	UART Loop Back Enable
				If this bit is set to 1, the ${\tt UnTX}$ path is fed through the ${\tt UnRX}$ path.
6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	LIN	R/W	0	LIN Mode Enable
				If set, the UART operates in LIN mode.
5	HSE	R/W	0	High-Speed Enable
				If set, the UART is clocked using the system clock divided by 8. If clear, the system clock divided by 16 is used.
				Note: System clock used is also dependent on the baud-rate divisor configuration (see page 537) and page 538).
4	EOT	R/W	0	End of Transmission
				This bit determines the behavior of the TXRIS bit in the UARTRIS register. If the EOT bit is clear, the TXRIS bit is set when the transmit FIFO condition specified in UARTIFLS is met. If the EOT bit is set, the TXRIS bit is set only once all transmitted data, including stop bits, have cleared the serializer.

Bit/Field	Name	Type	Reset	Description
Divi leid	Ivaille	туре	Neset	Description
3	SMART	R/W	0	ISO 7816 Smart Card Support
				The application must ensure that it sets 8-bit word length (WLEN set to 0x3) and even parity (PEN set to 1, EPS set to 1, SPS set to 0) in UARTLCRH when using ISO 7816 mode.
				In this mode, the value of the STP2 bit in UARTLCRH is ignored and the number of stop bits is forced to 2. Note that the UART does not support automatic retransmission on parity errors. If a parity error is detected on transmission, all further transmit operations are aborted and software must handle retransmission of the affected byte or message.
2	SIRLP	R/W	0	UART SIR Low Power Mode
				This bit selects the IrDA encoding mode. If this bit is cleared to 0, low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period. If this bit is set to 1, low-level bits are transmitted with a pulse width which is 3 times the period of the IrlpBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. See page 536 for more information.
1	SIREN	R/W	0	UART SIR Enable
				If this bit is set to 1, the IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol.
0	UARTEN	R/W	0	UART Enable
				If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current character before stopping.

Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.


The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x034

Type R/W, reset 0x0000.0012



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:3	RXIFLSEL	R/W	0x2	UART Receive Interrupt FIFO Level Select

The trigger points for the receive interrupt are as follows:

Value Description

0x0 RX FIFO ≥ 1/8 full

0x1 RX FIFO ≥ $\frac{1}{4}$ full

0x2 RX FIFO ≥ $\frac{1}{2}$ full (default)

0x3 RX FIFO ≥ $\frac{3}{4}$ full

0x4 RX FIFO ≥ 7/8 full

0x5-0x7 Reserved

Bit/Field	Name	Type	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select

The trigger points for the transmit interrupt are as follows:

Value Description $0x0 TX FIFO \le 1/8 full$ $0x1 TX FIFO \le 1/4 full$ $0x2 TX FIFO \le 1/2 full (default)$ $0x3 TX FIFO \le 3/4 full$ $0x4 TX FIFO \le 7/8 full$ 0x5-0x7 Reserved

Note:

If the EOT bit in **UARTCTL** is set (see page 541), the transmit interrupt is generated once the FIFO is completely empty and all data including stop bits have left the transmit serializer. In this case, the setting of TXIFLSEL is ignored.

Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.


UART Interrupt Mask (UARTIM)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x038

Dit/Eiold

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	LME5IM	R/W	0	LIN Mode Edge 5 Interrupt Mask
				On a read, the current mask for the ${\tt LME5IM}$ interrupt is returned.
				Setting this bit to 1 promotes the ${\tt LME5IM}$ interrupt to the interrupt controller.
14	LME1IM	R/W	0	LIN Mode Edge 1 Interrupt Mask
				On a read, the current mask for the ${\tt LME1IM}$ interrupt is returned.
				Setting this bit to 1 promotes the ${\tt LME1IM}$ interrupt to the interrupt controller.
13	LMSBIM	R/W	0	LIN Mode Sync Break Interrupt Mask
				On a read, the current mask for the ${\tt LMSBIM}$ interrupt is returned.
				Setting this bit to 1 promotes the ${\tt LMSBIM}$ interrupt to the interrupt controller.
12:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEIM	R/W	0	UART Overrun Error Interrupt Mask
				On a read, the current mask for the OEIM interrupt is returned.

Setting this bit to 1 promotes the OEIM interrupt to the interrupt controller.

Bit/Field	Name	Туре	Reset	Description
9	BEIM	R/W	0	UART Break Error Interrupt Mask
				On a read, the current mask for the BEIM interrupt is returned.
				Setting this bit to 1 promotes the BEIM interrupt to the interrupt controller.
8	PEIM	R/W	0	UART Parity Error Interrupt Mask
				On a read, the current mask for the ${\tt PEIM}$ interrupt is returned.
				Setting this bit to 1 promotes the PEIM interrupt to the interrupt controller.
7	FEIM	R/W	0	UART Framing Error Interrupt Mask
				On a read, the current mask for the FEIM interrupt is returned.
				Setting this bit to 1 promotes the ${\tt FEIM}$ interrupt to the interrupt controller.
6	RTIM	R/W	0	UART Receive Time-Out Interrupt Mask
				On a read, the current mask for the ${\tt RTIM}$ interrupt is returned.
				Setting this bit to 1 promotes the ${\tt RTIM}$ interrupt to the interrupt controller.
5	TXIM	R/W	0	UART Transmit Interrupt Mask
				On a read, the current mask for the TXIM interrupt is returned.
				Setting this bit to 1 promotes the ${\tt TXIM}$ interrupt to the interrupt controller.
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the ${\tt RXIM}$ interrupt is returned.
				Setting this bit to 1 promotes the ${\tt RXIM}$ interrupt to the interrupt controller.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0x03C
Type RO, reset 0x0000.000F

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved							'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	LME5RIS	LME1RIS	LMSBRIS	rese	rved	OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS		rese	rved	'
Type Reset	R/W 0	R/W 0	R/W 0	RO 0	RO 1	RO 1	RO 1	RO 1								

Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	LME5RIS	R/W	0	LIN Mode Edge 5 Raw Interrupt Status
				Gives the raw interrupt state (prior to masking) of this interrupt.
14	LME1RIS	R/W	0	LIN Mode Edge 1 Raw Interrupt Status
				Gives the raw interrupt state (prior to masking) of this interrupt.
13	LMSBRIS	R/W	0	LIN Mode Sync Break Raw Interrupt Status
				Gives the raw interrupt state (prior to masking) of this interrupt.
12:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OERIS	RO	0	UART Overrun Error Raw Interrupt Status
				Gives the raw interrupt state (prior to masking) of this interrupt.
9	BERIS	RO	0	UART Break Error Raw Interrupt Status
				Gives the raw interrupt state (prior to masking) of this interrupt.
8	PERIS	RO	0	UART Parity Error Raw Interrupt Status
				Gives the raw interrupt state (prior to masking) of this interrupt.
7	FERIS	RO	0	UART Framing Error Raw Interrupt Status
				Gives the raw interrupt state (prior to masking) of this interrupt.
6	RTRIS	RO	0	UART Receive Time-Out Raw Interrupt Status
				Gives the raw interrupt state (prior to masking) of this interrupt.


Bit/Field	Name	Type	Reset	Description
5	TXRIS	RO	0	UART Transmit Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.
4	RXRIS	RO	0	UART Receive Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.
3:0	reserved	RO	0xF	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x040 Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	LME5MIS	R/W	0	LIN Mode Edge 5 Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
14	LME1MIS	R/W	0	LIN Mode Edge 1 Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
13	LMSBMIS	R/W	0	LIN Mode Sync Break Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
12:11	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEMIS	RO	0	UART Overrun Error Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
9	BEMIS	RO	0	UART Break Error Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
8	PEMIS	RO	0	UART Parity Error Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
7	FEMIS	RO	0	UART Framing Error Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
6	RTMIS	RO	0	UART Receive Time-Out Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.

Bit/Field	Name	Туре	Reset	Description
5	TXMIS	RO	0	UART Transmit Masked Interrupt Status Gives the masked interrupt state of this interrupt.
4	RXMIS	RO	0	UART Receive Masked Interrupt Status Gives the masked interrupt state of this interrupt.
3:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

UART Interrupt Clear (UARTICR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x044

Type W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:11	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEIC	W1C	0	Overrun Error Interrupt Clear The OEIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
9	BEIC	W1C	0	Break Error Interrupt Clear The BEIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
8	PEIC	W1C	0	Parity Error Interrupt Clear The PEIC values are defined as follows: Value Description

No effect on the interrupt.

Clears interrupt.

Bit/Field	Name	Туре	Reset	Description
7	FEIC	W1C	0	Framing Error Interrupt Clear
				The FEIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear
				The RTIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
5	TXIC	W1C	0	Transmit Interrupt Clear
				The TXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear
•	10410		ŭ	The RXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 14: UART DMA Control (UARTDMACTL), offset 0x048


The **UARTDMACTL** register is the DMA control register.

UART DMA Control (UARTDMACTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x048

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	DMAERR	R/W	0	DMA on Error
				If this bit is set to 1, DMA receive requests are automatically disabled when a receive error occurs.
1	TXDMAE	R/W	0	Transmit DMA Enable
				If this bit is set to 1, DMA for the transmit FIFO is enabled.
0	RXDMAE	R/W	0	Receive DMA Enable

If this bit is set to 1, DMA for the receive FIFO is enabled.

Register 15: UART LIN Control (UARTLCTL), offset 0x090

The **UARTLCTL** register is the configures the operation of the UART when in LIN mode.

UART LIN Control (UARTLCTL)


UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x090

5:4

BLEN

Type R/W, reset 0x0000.0000



Sync Break Length
Value Description

0x3 Sync break length is 16T bits

0x2 Sync break length is 15T bits

0x1 Sync break length is 14T bits

preserved across a read-modify-write operation.

0x0 Sync break length is 13T bits (default)

3:1 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

0 MASTER R/W 0 LIN Master Enable

R/W

0

When this bit is set, the UART begins operation as a LIN master.


When this bit is clear, the UART operates as a LIN slave.

Register 16: UART LIN Snap Shot (UARTLSS), offset 0x094

The **UARTLSS** register captures the free-running timer value when either the Sync Edge 1 or the Sync Edge 5 is detected in LIN mode.

UART LIN Snap Shot (UARTLSS)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0x094
Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TSS	RO	0	Timer Snap Shot

This field contains the value of the free-running timer when either the Sync Edge 5 or the Sync Edge 1 was detected.


Register 17: UART LIN Timer (UARTLTIM), offset 0x098

The **UARTLTIM** register contains the current timer value for the free-running timer that is used to calculate the baud rate when in LIN slave mode. The value in this register is used along with the value in the UART LIN Snap Shot (UARTLSS) register to adjust the baud rate to match that of the master.

UART LIN Timer (UARTLTIM)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000

Offset 0x098 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TIMER	RO	0	Timer Value


This field contains the value of the free-running timer.

Register 18: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0xFD0
Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	UART Peripheral ID Register[7:0]

Register 19: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0xFD4
Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	UART Peripheral ID Register[15:8]

Register 20: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0xFD8
Type RO, reset 0x0000.0000




Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	UART Peripheral ID Register[23:16]

Register 21: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0xFDC
Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	UART Peripheral ID Register[31:24]

Register 22: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0xFE0
Type RO, reset 0x0000.0060




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x60	UART Peripheral ID Register[7:0]

Register 23: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE4 Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x00	UART Peripheral ID Register[15:8]

Register 24: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0xFE8
Type RO, reset 0x0000.0018




Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	UART Peripheral ID Register[23:16]

Register 25: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0xFEC
Type RO, reset 0x0000.0001




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	UART Peripheral ID Register[31:24]

Register 26: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0xFF0
Type RO, reset 0x0000.000D




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	UART PrimeCell ID Register[7:0]

Register 27: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF4 Type RO, reset 0x0000.00F0




Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	UART PrimeCell ID Register[15:8]

Register 28: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCellID2)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0xFF8
Type RO, reset 0x0000.0005




Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	UART PrimeCell ID Register[23:16]

Register 29: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCellID3)

UART0 base: 0x4000.C000
UART1 base: 0x4000.D000
UART2 base: 0x4000.E000
Offset 0xFFC
Type RO, reset 0x0000.00B1



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	UART PrimeCell ID Register[31:24]

15 Synchronous Serial Interface (SSI)


The Stellaris[®] microcontroller includes two Synchronous Serial Interface (SSI) modules. Each SSI is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

Each Stellaris® SSI module has the following features:

- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Master or slave operation
- Programmable clock bit rate and prescaler
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing
- Standard FIFO-based interrupts and End-of-Transmission interrupt
- Efficient transfers using Micro Direct Memory Access Controller (μDMA)
 - Separate channels for transmit and receive
 - Receive single request asserted when data is in the FIFO; burst request asserted when FIFO contains 4 entries
 - Transmit single request asserted when there is space in the FIFO; burst request asserted when FIFO contains 4 entries

15.1 Block Diagram

Figure 15-1. SSI Module Block Diagram



15.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes. The SSI also supports the DMA interface. The transmit and receive FIFOs can be programmed as destination/source addresses in the DMA module. DMA operation is enabled by setting the appropriate bit(s) in the **SSIDMACTL** register (see page 597).

15.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (FSysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 591). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0 (SSICR0)** register (see page 584).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note: Although the SSIClk transmit clock can theoretically be 40 or 50 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 1014 to view SSI timing parameters.

15.2.2 FIFO Operation

15.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 588), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

15.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

15.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun
- End of transmission

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each

of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 592). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 594 and page 595, respectively).

15.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFss pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

15.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 15-2 on page 574 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.

SSICIK

SSIFss

SSITx/SSIRx

MSB

4 to 16 bits

Figure 15-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIClk. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIClk after the LSB has been latched.

Figure 15-3 on page 574 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.




Figure 15-3. TI Synchronous Serial Frame Format (Continuous Transfer)

15.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFss signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

15.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 15-4 on page 575 and Figure 15-5 on page 575.

Figure 15-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0





Figure 15-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0



In this configuration, during idle periods:

- SSIC1k is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

15.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 15-6 on page 576, which covers both single and continuous transfers.




Figure 15-6. Freescale SPI Frame Format with SPO=0 and SPH=1

In this configuration, during idle periods:

- SSIC1k is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIC1k signal.


In the case of a single word transfer, after all bits have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words and termination is the same as that of the single word transfer.

15.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0


Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 15-7 on page 577 and Figure 15-8 on page 577.

Figure 15-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0



Note: Q is undefined.

Figure 15-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIC1k is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIClk master clock pin becomes Low after one further half SSIClk period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

15.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 15-9 on page 578, which covers both single and continuous transfers.

Figure 15-9. Freescale SPI Frame Format with SPO=1 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIC1k is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFss pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words and termination is the same as that of the single word transfer.

15.2.4.7 MICROWIRE Frame Format

Figure 15-10 on page 579 shows the MICROWIRE frame format, again for a single frame. Figure 15-11 on page 580 shows the same format when back-to-back frames are transmitted.




Figure 15-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSIC1k is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFss causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFss remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFss line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIClk, after the LSB of the frame has been latched into the SSI.




Figure 15-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 15-12 on page 580 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.




Figure 15-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements

15.2.5 DMA Operation

The SSI peripheral provides an interface connected to the μ DMA controller. The DMA operation of the SSI is enabled through the **SSI DMA Control (SSIDMACTL)** register. When DMA operation is enabled, the SSI will assert a DMA request on the receive or transmit channel when the associated FIFO can transfer data. For the receive channel, a single transfer request is asserted whenever there is any data in the receive FIFO. A burst transfer request is asserted whenever the amount of data in the receive FIFO is 4 or more items. For the transmit channel, a single transfer request is asserted whenever there is at least one empty location in the transmit FIFO. The burst request is asserted whenever the transmit FIFO has 4 or more empty slots. The single and burst DMA transfer requests are handled automatically by the μ DMA controller depending how the DMA channel is configured. To enable DMA operation for the receive channel, the RXDMAE bit of the **DMA Control (SSIDMACTL)** register should be set. To enable DMA operation for the transmit channel, the TXDMAE bit of **SSIDMACTL** should be set. If DMA is enabled, then the μ DMA controller will trigger an interrupt when a transfer is complete. The interrupt will occur on the SSI interrupt vector. Therefore, if interrupts are used for SSI operation and DMA is enabled, the SSI interrupt handler must be designed to handle the μ DMA completion interrupt.

See "Micro Direct Memory Access (μ DMA)" on page 226 for more details about programming the μ DMA controller.

15.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the **RCGC1** register. See page 167. In addition, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register in the System Control module. See page 179. To find out which GPIO port to enable, refer to Table 25-5 on page 991.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - a. For master operations, set the **SSICR1** register to 0x0000.0000.
 - b. For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - c. For slave mode (output disabled), set the **SSICR1** register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the **SSICPSR** register.
- 4. Write the **SSICR0** register with the following configuration:
 - Serial clock rate (SCR)
 - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
 - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
 - The data size (DSS)
- 5. Optionally, configure the μDMA channel (see "Micro Direct Memory Access (μDMA)" on page 226) and enable the DMA option(s) in the **SSIDMACTL** register.
- 6. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the SSICR1 register is disabled.
- 2. Write the **SSICR1** register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

15.4 Register Map

Table 15-1 on page 582 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

SSI0: 0x4000.8000SSI1: 0x4000.9000

Note that the SSI module clock must be enabled before the registers can be programmed (see page 167).

Note: The SSI must be disabled (see the SSE bit in the SSICR1 register) before any of the control registers are reprogrammed.

Table 15-1. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	584
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	586
0x008	SSIDR	R/W	0x0000.0000	SSI Data	588
0x00C	SSISR	RO	0x0000.0003	SSI Status	589
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	591
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	592
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	594
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	595
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	596
0x024	SSIDMACTL	R/W	0x0000.0000	SSI DMA Control	597
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	598
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	599
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	600
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	601
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	602
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	603

Offset	Name	Туре	Reset	Description	See page
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	604
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	605
0xFF0	SSIPCellID0	RO	0x0000.000D	SSI PrimeCell Identification 0	606
0xFF4	SSIPCellID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	607
0xFF8	SSIPCellID2	RO	0x0000.0005	SSI PrimeCell Identification 2	608
0xFFC	SSIPCellID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	609

15.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000


SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

SSI Control 0 (SSICR0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	SCR	R/W	0x0000	SSI Serial Clock Rate
				The value ${\tt SCR}$ is used to generate the transmit and receive bit rate of the SSI. The bit rate is:
				BR=FSSIClk/(CPSDVSR * (1 + SCR))
				where CPSDVSR is an even value from 2-254 programmed in the SSICPSR register, and SCR is a value from 0-255.
7	SPH	R/W	0	SSI Serial Clock Phase
				This bit is only applicable to the Freescale SPI Format.
				The SPH control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge.
				When the ${\tt SPH}$ bit is 0, data is captured on the first clock edge transition. If ${\tt SPH}$ is 1, data is captured on the second clock edge transition.
6	SPO	R/W	0	SSI Serial Clock Polarity

This bit is only applicable to the Freescale SPI Format.

When the SPO bit is 0, it produces a steady state Low value on the SSIClk pin. If SPO is 1, a steady state High value is placed on the SSIClk pin when data is not being transferred.

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0x0	SSI Frame Format Select
				The FRF values are defined as follows:
				Value Frame Format
				0x0 Freescale SPI Frame Format
				0x1 Texas Instruments Synchronous Serial Frame Format
				0x2 MICROWIRE Frame Format
				0x3 Reserved
3:0	DSS	R/W	0x00	SSI Data Size Select
				The DSS values are defined as follows:
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data

Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI Control 1 (SSICR1)


SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0x004

Bit/Field

Name

Type R/W, reset 0x0000.0000



Reset

Type

31:5	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	EOT	R/W	0	End of Transmission
				When set to 1, this bit enables the End of Transmit interrupt mode for the TXIM interrupt.
3	SOD	R/W	0	SSI Slave Mode Output Disable

Description

This bit is relevant only in the Slave mode (MS=1). In multiple-slave systems, it is possible for the SSI master to broadcast a message to all slaves in the system while ensuring that only one slave drives data onto the serial output line. In such systems, the TXD lines from multiple slaves could be tied together. To operate in such a system, the SOD bit can be configured so that the SSI slave does not drive the SSITx pin.

The SOD values are defined as follows:

Value Description

- 0 SSI can drive SSITx output in Slave Output mode.
- 1 SSI must not drive the SSITx output in Slave mode.

2 MS R/W 0 SSI Master/Slave Select

This bit selects Master or Slave mode and can be modified only when SSI is disabled (SSE=0).

The MS values are defined as follows:

Value Description

- 0 Device configured as a master.
- 1 Device configured as a slave.

Bit/Field	Name	Type	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable Setting this bit enables SSI operation. The SSE values are defined as follows: Value Description 0 SSI operation disabled. 1 SSI operation enabled.
				Note: This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode Setting this bit enables Loopback Test mode.

Value Description

0 Normal serial port operation enabled.

The LBM values are defined as follows:

Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

SSIDR is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITX pin at the programmed bit rate.


When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

SSI Data (SSIDR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	DATA	R/W	0x0000	SSI Receive/Transmit Data

A read operation reads the receive FIFO. A write operation writes the transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

Register 4: SSI Status (SSISR), offset 0x00C

SSISR is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

SSI Status (SSISR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x00C

Type RO, reset 0x0000.0003

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•				'		rese	rved							
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ		1	•			reserved						BSY	RFF	RNE	TNF	TFE
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

Bit/Field	Name	Туре	Reset	Description
31:5	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	BSY	RO	0	SSI Busy Bit
				The BSY values are defined as follows:
				Value Description
				0 SSI is idle.
				SSI is currently transmitting and/or receiving a frame, or the transmit FIFO is not empty.
3	RFF	RO	0	SSI Receive FIFO Full
				The RFF values are defined as follows:
				Value Description
				0 0 1 5501 (68

- Receive FIFO is not full.
- Receive FIFO is full.

2 RNE RO SSI Receive FIFO Not Empty

The ${\tt RNE}$ values are defined as follows:

Value Description

- Receive FIFO is empty.
- Receive FIFO is not empty.

Bit/Field	Name	Туре	Reset	Description
1	TNF	RO	1	SSI Transmit FIFO Not Full
				The ${\tt TNF}$ values are defined as follows:
				Value Description
				0 Transmit FIFO is full.
				1 Transmit FIFO is not full.
0	TFE	R0	1	SSI Transmit FIFO Empty
				The ${\tt TFE}$ values are defined as follows:
				Value Description
				0 Transmit FIFO is not empty.
				 Transmit FIFO is empty.

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.


The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

SSI Clock Prescale (SSICPSR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0x010

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CPSDVSR	R/W	0x00	SSI Clock Prescale Divisor

This value must be an even number from 2 to 254, depending on the frequency of ${\tt SSIClk}.$ The LSB always returns 0 on reads.

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.


On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

SSI Interrupt Mask (SSIIM)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000

Offset 0x014

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TXIM	R/W	0	SSI Transmit FIFO Interrupt Mask
				The TXIM values are defined as follows:
				Value Description
				0 TX FIFO half-full or less condition interrupt is masked.
				1 TX FIFO half-full or less condition interrupt is not masked.
2	RXIM	R/W	0	SSI Receive FIFO Interrupt Mask
				The RXIM values are defined as follows:
				Value Description
				0 RX FIFO half-full or more condition interrupt is masked.
				1 RX FIFO half-full or more condition interrupt is not masked.
1	RTIM	R/W	0	SSI Receive Time-Out Interrupt Mask
				The RTIM values are defined as follows:

Value Description

RX FIFO time-out interrupt is masked. RX FIFO time-out interrupt is not masked.

Bit/Field	Name	Туре	Reset	Description
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask
				The RORIM values are defined as follows:
				Value Description
				0 RX FIFO overrun interrupt is masked.
				1 RX FIFO overrun interrupt is not masked.


Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The SSIRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI Raw Interrupt Status (SSIRIS)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x018

Type RO, reset 0x0000.0008



Name	Type	Reset	Description
reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
TXRIS	RO	1	SSI Transmit FIFO Raw Interrupt Status
			If the EOT bit in the SSICR1 register is set to 0, this bit indicates that the transmit FIFO is half full or less. If the EOT bit is set to 1, this bit indicates that the transmit FIFO is empty, and the last bit has been transmitted out of the serializer.
RXRIS	RO	0	SSI Receive FIFO Raw Interrupt Status
			Indicates that the receive FIFO is half full or more, when set.
RTRIS	RO	0	SSI Receive Time-Out Raw Interrupt Status
			Indicates that the receive time-out has occurred, when set.
RORRIS	RO	0	SSI Receive Overrun Raw Interrupt Status
			Indicates that the receive FIFO has overflowed, when set.
	reserved TXRIS RXRIS RTRIS	reserved RO TXRIS RO RXRIS RO RTRIS RO	reserved RO 0x00 TXRIS RO 1 RXRIS RO 0 RTRIS RO 0


Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt Status (SSIMIS)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x01C

Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	TXMIS	RO	0	SSI Transmit FIFO Masked Interrupt Status
				If the EOT bit in the SSICR1 register is set to 0, this bit indicates that the transmit FIFO is half full or less. If the EOT bit is set to 1, this bit indicates that the transmit FIFO is empty, and the last bit has been transmitted out of the serializer.
2	RXMIS	RO	0	SSI Receive FIFO Masked Interrupt Status
				Indicates that the receive FIFO is half full or more, when set.
1	RTMIS	RO	0	SSI Receive Time-Out Masked Interrupt Status
				Indicates that the receive time-out has occurred, when set.
0	RORMIS	RO	0	SSI Receive Overrun Masked Interrupt Status
				Indicates that the receive FIFO has overflowed, when set.

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The SSIICR register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI Interrupt Clear (SSIICR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x020 Type W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	RTIC	W1C	0	SSI Receive Time-Out Interrupt Clear The RTIC values are defined as follows: Value Description 0 No effect on interrupt. 1 Clears interrupt.
0	RORIC	W1C	0	SSI Receive Overrun Interrupt Clear The RORIC values are defined as follows:

Value Description

- No effect on interrupt.
- Clears interrupt.


Register 10: SSI DMA Control (SSIDMACTL), offset 0x024

The **SSIDMACTL** register is the DMA control register.

SSI DMA Control (SSIDMACTL)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x024

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	TXDMAE	R/W	0	Transmit DMA Enable
				If this bit is set to 1, DMA for the transmit FIFO is enabled.
0	RXDMAE	R/W	0	Receive DMA Enable

If this bit is set to 1, DMA for the receive FIFO is enabled.


Register 11: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD0

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID4	RO	0x00	SSI Peripheral ID Register[7:0]


Register 12: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD4

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID5	RO	0x00	SSI Peripheral ID Register[15:8]


Register 13: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD8

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID6	RO	0x00	SSI Peripheral ID Register[23:16]


Register 14: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFDC

Type RO, reset 0x0000.0000



Ditt icia	Name	Турс	Neset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID7	RO	0x00	SSI Peripheral ID Register[31:24]


Register 15: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE0

Type RO, reset 0x0000.0022



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID0	RO	0x22	SSI Peripheral ID Register[7:0]


Register 16: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE4

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID1	RO	0x00	SSI Peripheral ID Register [15:8]


Register 17: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE8

Type RO, reset 0x0000.0018



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID2	RO	0x18	SSI Peripheral ID Register [23:16]


Register 18: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFEC

Type RO, reset 0x0000.0001




Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PID3	RO	0x01	SSI Peripheral ID Register [31:24]

Register 19: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCellID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF0 Type RO, reset 0x0000.000D



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID0	RO	0x0D	SSI PrimeCell ID Register [7:0]


Register 20: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCellID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF4

Type RO, reset 0x0000.00F0



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID1	RO	0xF0	SSI PrimeCell ID Register [15:8]


Register 21: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCellID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF8

Type RO, reset 0x0000.0005



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID2	RO	0x05	SSI PrimeCell ID Register [23:16]


Register 22: SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFFC

Type RO, reset 0x0000.00B1



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	CID3	RO	0xB1	SSI PrimeCell ID Register [31:24]

16 Inter-Integrated Circuit (I²C) Interface


The Inter-Integrated Circuit (I^2C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external I^2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I^2C bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S9B95 microcontroller includes two I^2C modules, providing the ability to interact (both send and receive) with other I^2C devices on the bus.

The Stellaris® I2C interface has the following features:

- Devices on the I²C bus can be designated as either a master or a slave
 - Supports both sending and receiving data as either a master or a slave
 - Supports simultaneous master and slave operation
- Four I²C modes
 - Master transmit
 - Master receive
 - Slave transmit
 - Slave receive
- Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
- Master and slave interrupt generation
 - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
 - Slave generates interrupts when data has been sent or requested by a master or when a START or STOP condition is detected
- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

16.1 Block Diagram

Figure 16-1. I²C Block Diagram




16.2 Functional Description

Each I²C module is comprised of both master and slave functions which are implemented as separate peripherals. For proper operation, the SDA and SCL pins must be connected to bi-directional open-drain pads. A typical I²C bus configuration is shown in Figure 16-2 on page 611.

See "Inter-Integrated Circuit (I²C) Interface" on page 1015 for I²C timing diagrams.

Figure 16-2. I²C Bus Configuration



16.2.1 I²C Bus Functional Overview

The I²C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris[®] microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are High.

Every transaction on the I²C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 612) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

16.2.1.1 START and STOP Conditions

The protocol of the I²C bus defines two states to begin and end a transaction: START and STOP. A High-to-Low transition on the SDA line while the SCL is High is defined as a START condition, and a Low-to-High transition on the SDA line while SCL is High is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 16-3 on page 612.

Figure 16-3. START and STOP Conditions




When operating in slave mode, two bits in the **I2CSRIS** register indicate detection of start and stop conditions on the bus; while two bits in the **I2CSMIS** register allow start and stop conditions to be promoted to controller interrupts (when interrupts are enabled).

16.2.1.2 Data Format with 7-Bit Address


Data transfers follow the format shown in Figure 16-4 on page 612. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit (\mathbb{R}/\mathbb{S} bit in the **I2CMSA** register). A zero indicates a transmit operation (send), and a one indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within a single transfer.

Figure 16-4. Complete Data Transfer with a 7-Bit Address



The first seven bits of the first byte make up the slave address (see Figure 16-5 on page 612). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) data to the selected slave, and a one in this position means that the master will receive data from the slave.


Figure 16-5. R/S Bit in First Byte



16.2.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is Low (see Figure 16-6 on page 613).

Figure 16-6. Data Validity During Bit Transfer on the I²C Bus



16.2.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data sent out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 613.

When a slave receiver does not acknowledge the slave address, SDA must be left High by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Since the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

16.2.1.5 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is High. During arbitration, the first of the competing master devices to place a '1' (High) on SDA while another master transmits a '0' (Low) will switch off its data output stage and retire until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

16.2.2 Available Speed Modes

The I²C clock rate is determined by the parameters: CLK_PRD, TIMER_PRD, SCL_LP, and SCL_HP. where:

CLK_PRD is the system clock period

SCL LP is the low phase of SCL (fixed at 6)

SCL HP is the high phase of SCL (fixed at 4)

TIMER_PRD is the programmed value in the I²C Master Timer Period (I2CMTPR) register (see page 631).

The I²C clock period is calculated as follows:

```
SCL_PERIOD = 2*(1 + TIMER_PRD)*(SCL_LP + SCL_HP)*CLK_PRD
```

For example:

```
CLK_PRD = 50 ns
TIMER_PRD = 2
SCL_LP=6
SCL_HP=4
```

yields a SCL frequency of:

```
1/T = 333 \text{ Khz}
```

Table 16-1 on page 614 gives examples of timer period, system clock, and speed mode (Standard or Fast).

Table 16-1. Examples of I²C Master Timer Period versus Speed Mode

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode	
4 MHz	0x01	100 Kbps	-	-	
6 MHz	0x02	100 Kbps	-	-	
12.5 MHz	0x06	89 Kbps	0x01	312 Kbps	
16.7 MHz	0x08	93 Kbps	0x02	278 Kbps	
20 MHz	0x09	100 Kbps	0x02	333 Kbps	
25 MHz	0x0C	96.2 Kbps	0x03	312 Kbps	
33 MHz	0x10	97.1 Kbps	0x04	330 Kbps	
40 MHz	0x13	100 Kbps	0x04	400 Kbps	
50 MHz	0x18	100 Kbps	0x06	357 Kbps	

16.2.3 Interrupts

The I²C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master transaction error
- Slave transaction received
- Slave transaction requested
- Stop condition on bus detected
- Start condition on bus detected

There is a separate interrupt signal for the I²C master and I²C slave modules. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

16.2.3.1 I²C Master Interrupts

The I²C master module generates an interrupt when a transaction completes (either transmit or receive), or when an error occurs during a transaction. To enable the I²C master interrupt, software must write a '1' to the I²C Master Interrupt Mask (I2CMIMR) register. When an interrupt condition

is met, software must check the ERROR bit in the I²C Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction. An error condition is asserted if the last transaction wasn't acknowledge by the slave or if the master was forced to give up ownership of the bus due to a lost arbitration round with another master. If an error is not detected, the application can proceed with the transfer. The interrupt is cleared by writing a '1' to the I²C Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Master Raw Interrupt Status (I2CMRIS) register.

16.2.3.2 I²C Slave Interrupts

The slave module can generate an interrupt when data has been received or requested. This interrupt is enabled by writing a 1 to the DATAIM bit in the I^2C Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the I^2C Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I^2C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by writing a 1 to the DATAIC bit in the I^2C Slave Interrupt Clear (I2CSICR) register.

In addition, the slave module can generate an interrupt when a start and stop condition is detected. These interrupts are enabled by writing a 1 to the STARTIM and STOPIM bits of the I²C Slave Interrupt Mask (I2CSIMR) register and cleared by writing a 1 to the STOPIC and STARTIC bits of the I²C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I^2C Slave Raw Interrupt Status (I2CSRIS) register.

16.2.4 Loopback Operation

The I^2C modules can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LPBK bit in the I^2C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.

16.2.5 Command Sequence Flow Charts

This section details the steps required to perform the various I²C transfer types in both master and slave mode.

16.2.5.1 I²C Master Command Sequences

The figures that follow show the command sequences available for the I²C master.




Figure 16-7. Master Single SEND




Figure 16-8. Master Single RECEIVE




Figure 16-9. Master Burst SEND




Figure 16-10. Master Burst RECEIVE




Figure 16-11. Master Burst RECEIVE after Burst SEND




Figure 16-12. Master Burst SEND after Burst RECEIVE

16.2.5.2 I²C Slave Command Sequences

Figure 16-13 on page 622 presents the command sequence available for the I²C slave.




Figure 16-13. Slave Command Sequence

16.3 Initialization and Configuration

The following example shows how to configure the I^2C module to send a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I²C clock by writing a value of 0x0000.1000 to the **RCGC1** register in the System Control module. See page 167.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module. See page 179. To find out which GPIO port to enable, refer to Table 25-5 on page 991.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- 4. Initialize the I²C Master by writing the **I2CMCR** register with a value of 0x0000.0020.
- 5. Set the desired SCL clock speed of 100 Kbps by writing the **I2CMTPR** register with the correct value. The value written to the **I2CMTPR** register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

```
TPR = (System Clock / (2 * (SCL_LP + SCL_HP) * SCL_CLK)) - 1;

TPR = (20MHz / (2 * (6 + 4) * 100000)) - 1;

TPR = 9
```

Write the **I2CMTPR** register with the value of 0x0000.0009.

- 6. Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- Place data (byte) to be sent in the data register by writing the I2CMDR register with the desired data.
- 8. Initiate a single byte send of the data from Master to Slave by writing the **I2CMCS** register with a value of 0x0000.0007 (STOP, START, RUN).
- 9. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.

16.4 Register Map

Table 16-2 on page 623 lists the I²C registers. All addresses given are relative to the I²C base addresses for the master and slave:

I²C Master 0: 0x4002.0000
 I²C Slave 0: 0x4002.0800
 I²C Master 1: 0x4002.1000
 I²C Slave 1: 0x4002.1800

Note that the I^2C module clock must be enabled before the registers can be programmed (see page 167).

Table 16-2. Inter-Integrated Circuit (I²C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
I ² C Maste	r				,
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	625
0x004	I2CMCS	R/W	0x0000.0000	I2C Master Control/Status	626
0x008	I2CMDR	R/W	0x0000.0000	I2C Master Data	630
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	631
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	632
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	633
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	634
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	635
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	636
I ² C Slave					,
0x000	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	637

Offset	Name	Туре	Reset	Description	See page
0x004	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	638
0x008	I2CSDR	R/W	0x0000.0000	I2C Slave Data	640
0x00C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	641
0x010	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	642
0x014	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	643
0x018	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	644

16.5 Register Descriptions (I²C Master)

The remainder of this section lists and describes the I^2C master registers, in numerical order by address offset. See also "Register Descriptions (I^2C Slave)" on page 636.


Register 1: I²C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).

I2C Master Slave Address (I2CMSA)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:1	SA	R/W	0	I ² C Slave Address This field specifies bits A6 through A0 of the slave address.
0	R/S	R/W	0	Receive/Send

The $\ensuremath{\mathbb{R}/S}$ bit specifies if the next operation is a Receive (High) or Send (Low).

Value Description

0 Send.

1 Receive.

Register 2: I²C Master Control/Status (I2CMCS), offset 0x004

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I²C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits. The START bit causes the generation of the START, or REPEATED START condition.

The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the I^2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I2CMDR register. When the I^2C module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the I^2C bus controller to send an acknowledge automatically after each byte. This bit must be reset when the I^2C bus controller requires no further data to be sent from the slave transmitter.

Reads

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x004 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			'	1	1		1	rese	rved	'		'		1		
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			!	! 	reserved		1	•	! !	BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:7	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	BUSBSY	RO	0	Bus Busy
				This bit specifies the state of the I^2C bus. If set, the bus is busy; otherwise, the bus is idle. The bit changes based on the START and STOP conditions.
5	IDLE	RO	0	I ² C Idle
				This bit specifies the I^2C controller state. If set, the controller is idle; otherwise the controller is not idle.
4	ARBLST	RO	0	Arbitration Lost
				This bit specifies the result of bus arbitration. If set, the controller lost

arbitration; otherwise, the controller won arbitration.

Bit/Field	Name	Type	Reset	Description
3	DATACK	RO	0	Acknowledge Data
				This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged.
2	ADRACK	RO	0	Acknowledge Address
				This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged.
1	ERROR	RO	0	Error
				This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged, the transmit data not being acknowledged, or because the controller lost arbitration.
0	BUSY	RO	0	I ² C Busy
				This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status

bits are not valid.

Writes

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	'	'				rese	rved					'		
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	'	'	reserved								ACK	STOP	START	RUN
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:4	reserved	WO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	ACK	WO	0	Data Acknowledge Enable
				When set, causes received data byte to be acknowledged automatically by the master. See field decoding in Table 16-3 on page 628.
2	STOP	WO	0	Generate STOP
				When set, causes the generation of the STOP condition. See field decoding in Table 16-3 on page 628.

Bit/Field	Name	Type	Reset	Description
1	START	WO	0	Generate START
				When set, causes the generation of a START or repeated START condition. See field decoding in Table 16-3 on page 628.
0	RUN	WO	0	I ² C Master Enable

When set, allows the master to send or receive data. See field decoding in Table 16-3 on page 628.

Table 16-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)

	I2CMSA[0]		I2CMC	CS[3:0]		Description
State	R/S	ACK	STOP	START	RUN	
Idle	0	X ^a	0	1	1	START condition followed by SEND (master goes to the Master Transmit state).
	0	Х	1	1	1	START condition followed by a SEND and STOP condition (master remains in Idle state).
	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).
	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbinations	not listed	are non-or	perations.	NOP.
Master Transmit	Х	Х	0	0	1	SEND operation (master remains in Master Transmit state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state).
	Х	Х	1	0	1	SEND followed by STOP condition (master goes to Idle state).
	0	Х	0	1	1	Repeated START condition followed by a SEND (master remains in Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).
	1	0	1	1	1	Repeated START condition followed by a SEND and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbinations	not listed	are non-or	perations.	NOP.

Current	I2CMSA[0]	2CMSA[0] I2CMCS[3:0]				Description
State	R/S	ACK	STOP	START	RUN	
Master Receive	Х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state). ^b
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).
	Х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).
	Х	1	1	0	1	Illegal.
	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).
	0	Х	0	1	1	Repeated START condition followed by SEND (master goes to Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	All other co	mbinations	s not listed	are non-op	erations.	NOP.

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.


Register 3: I²C Master Data (I2CMDR), offset 0x008

This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.

I2C Master Data (I2CMDR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	R/W	0x00	Data Transferred

Data transferred during transaction.


Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

I2C Master Timer Period (I2CMTPR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x00C

Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	TPR	R/W	0x1	SCL Clock Period

This field specifies the period of the SCL clock.

 $SCL_PRD = 2*(1 + TPR)*(SCL_LP + SCL_HP)*CLK_PRD$

where:

 ${\tt SCL_PRD}$ is the SCL line period (I^2C clock).

 $\ensuremath{\mathtt{TPR}}$ is the Timer Period register value (range of 1 to 255).

SCL_LP is the SCL Low period (fixed at 6).

 ${\tt SCL_HP}$ is the SCL High period (fixed at 4).


Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C Master Interrupt Mask (I2CMIMR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x010

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	IM	R/W	0	Interrupt Mask

This bit controls whether a raw interrupt is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.


Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

I2C Master Raw Interrupt Status (I2CMRIS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x014

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RIS	RO	0	Raw Interrupt Status

This bit specifies the raw interrupt state (prior to masking) of the I^2C master block. If set, an interrupt is pending; otherwise, an interrupt is not pending.


Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

I2C Master Masked Interrupt Status (I2CMMIS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x018

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	MIS	RO	0	Masked Interrupt Status

This bit specifies the raw interrupt state (after masking) of the I^2C master block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.


Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.

I2C Master Interrupt Clear (I2CMICR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x01C

Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	IC	WO	0	Interrupt Clear

This bit controls the clearing of the raw interrupt. A write of 1 clears the interrupt; otherwise, a write of 0 has no affect on the interrupt state. A read of this register returns no meaningful data.


Register 9: I²C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

I2C Master Configuration (I2CMCR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x020

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SFE	R/W	0	I ² C Slave Function Enable
				This bit specifies whether the interface may operate in Slave mode. If set, Slave mode is enabled; otherwise, Slave mode is disabled.
4	MFE	R/W	0	I ² C Master Function Enable
				This bit specifies whether the interface may operate in Master mode. If set, Master mode is enabled; otherwise, Master mode is disabled and the interface clock is disabled.
3:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	LPBK	R/W	0	I ² C Loopback

This bit specifies whether the interface is operating normally or in Loopback mode. If set, the device is put in a test mode loopback configuration; otherwise, the device operates normally.

16.6 Register Descriptions (I²C Slave)


The remainder of this section lists and describes the I²C slave registers, in numerical order by address offset. See also "Register Descriptions (I²C Master)" on page 624.

Register 10: I²C Slave Own Address (I2CSOAR), offset 0x000

This register consists of seven address bits that identify the Stellaris $^{\tiny{(8)}}$ I $^{\tiny{(2)}}$ C device on the I $^{\tiny{(2)}}$ C bus.

I2C Slave Own Address (I2CSOAR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x000 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:7	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	OAR	R/W	0x00	I ² C Slave Own Address

This field specifies bits A6 through A0 of the slave address.

Register 11: I²C Slave Control/Status (I2CSCSR), offset 0x004

This register accesses one control bit when written, and three status bits when read.

The read-only Status register consists of three bits: the FBR, RREQ, and TREQ bits. The First Byte Received (FBR) bit is set only after the Stellaris device detects its own slave address and receives the first data byte from the I^2C master. The Receive Request (RREQ) bit indicates that the Stellaris I^2C device has received a data byte from an I^2C master. Read one data byte from the I^2C Slave Data (I2CSDR) register to clear the RREQ bit. The Transmit Request (TREQ) bit indicates that the Stellaris I^2C device is addressed as a Slave Transmitter. Write one data byte into the I^2C Slave Data (I2CSDR) register to clear the TREQ bit.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris $^{\circ}$ I²C slave operation.

Reads

I2C Slave Control/Status (I2CSCSR)

TREQ

RO

0

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x004

Type RO, reset 0x0000.0000

D:4/E: -1-4

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•						rese	rved							
Type -	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1					reserved							FBR	TREQ	RREQ
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	FBR	RO	0	First Byte Received
				Indicates that the first byte following the slave's own address is received. This bit is only valid when the RREQ bit is set, and is automatically cleared when data has been read from the I2CSDR register.
				Note: This bit is not used for slave transmit operations.

Transmit Request

This bit specifies the state of the I^2C slave with regards to outstanding transmit requests. If set, the I^2C unit has been addressed as a slave transmitter and uses clock stretching to delay the master until data has been written to the ICSDR register. Otherwise, there is no outstanding transmit request.

Bit/Field	Name	Type	Reset	Description
0	RRFQ	RO	0	Receive Request


This bit specifies the status of the 1^2C slave with regards to outstanding receive requests. If set, the 1^2C unit has outstanding receive data from the 1^2C master and uses clock stretching to delay the master until the data has been read from the 12CSDR register. Otherwise, no receive data is outstanding.

Writes

I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x004

Type WO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	DA	WO	0	Device Active

Value Description

- 0 Disables the I²C slave operation.
- 1 Enables the I²C slave operation.


Register 12: I²C Slave Data (I2CSDR), offset 0x008

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.

I2C Slave Data (I2CSDR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x008

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	R/W	0x0	Data for Transfer

This field contains the data for transfer during a slave receive or transmit operation.

Register 13: I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C

This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C Slave Interrupt Mask (I2CSIMR)

Name


Type

Reset

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x00C

Bit/Field

Type R/W, reset 0x0000.0000



		71: -		
31:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	STOPIM	RO	0	Stop Condition Interrupt Mask
				This bit controls whether the raw interrupt for detection of a stop condition on the I ² C bus is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.
1	STARTIM	RO	0	Start Condition Interrupt Mask
				This bit controls whether the raw interrupt for detection of a start condition on the I^2C bus is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.
0	DATAIM	R/W	0	Data Interrupt Mask

Description

This bit controls whether the raw interrupt for data received and data requested is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

Register 14: I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010

This register specifies whether an interrupt is pending.

Type

Reset

I2C Slave Raw Interrupt Status (I2CSRIS)

Name

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x010 Type RO, reset 0x0000.0000

Bit/Field

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'	'	1				rese	rved				1			
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'	'	•			reserved						ı	STOPRIS	STARTRIS	DATARIS
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

31:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	STOPRIS	RO	0	Stop Condition Raw Interrupt Status
				This bit specifies the raw interrupt state for stop condition detect (prior to masking) of the I ² C slave block. If set, an interrupt is pending; otherwise, an interrupt is not pending.
1	STARTRIS	RO	0	Start Condition Raw Interrupt Status
				This bit specifies the raw interrupt state for start condition detect (prior to masking) of the I ² C slave block. If set, an interrupt is pending; otherwise, an interrupt is not pending.
0	DATARIS	RO	0	Data Raw Interrupt Status

Description

This bit specifies the raw interrupt state for data received and data requested (prior to masking) of the I²C slave block. If set, an interrupt is pending; otherwise, an interrupt is not pending.


Register 15: I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014

This register specifies whether an interrupt was signaled.

I2C Slave Masked Interrupt Status (I2CSMIS)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x014

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	STOPMIS	R/W	0	Stop Condition Masked Interrupt Status
				This bit specifies the interrupt state for stop condition detect (after masking) of the I^2C slave block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.
1	STARTMIS	R/W	0	Start Condition Masked Interrupt Status
				This bit specifies the interrupt state for start condition detect (after masking) of the I^2C slave block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.
0	DATAMIS	RO	0	Data Masked Interrupt Status

This bit specifies the interrupt state for data received and data requested (after masking) of the $\rm I^2C$ slave block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x018

This register clears the raw interrupt. A read of this register returns no meaningful data.

I2C Slave Interrupt Clear (I2CSICR)

Name


Type

Reset

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x018

Type WO, reset 0x0000.0000

Bit/Field



31:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	STOPIC	WO	0	Stop Condition Interrupt Clear
				This bit controls the clearing of the raw interrupt for stop condition detect. When set, it clears the STOPRIS interrupt bit; otherwise, it has no effect on the STOPRIS bit value.
1	STARTIC	WO	0	Start Condition Interrupt Clear
				This bit controls the clearing of the raw interrupt for start condition detect. When set, it clears the STARTRIS interrupt bit; otherwise, it has no effect on the STARTRIS bit value.
0	DATAIC	WO	0	Data Interrupt Clear

Description

This bit controls the clearing of the raw interrupt for data received and data requested. When set, it clears the <code>DATARIS</code> interrupt bit; otherwise, it has no effect on the <code>DATARIS</code> bit value.

17 Inter-Integrated Circuit Sound (I²S) Interface

The I²S module is a configurable serial audio core that contains a transmit module and a receive module. The module is configurable for the I²S as well as Left-Justified and Right-Justified serial audio formats. Data can be in one of four modes: Stereo, Mono, Compact 16-bit Stereo and Compact 8-Bit Stereo.

The transmit and receive modules each have an 8-entry audio-sample FIFO. An audio sample can consist of a Left and Right Stereo sample, a Mono sample, or a Left and Right Compact Stereo sample. In Compact 16-Bit Stereo, each FIFO entry contains both the 16-bit left and 16-bit right samples, allowing efficient data transfers and requiring less memory space. In Compact 8-bit Stereo, each FIFO entry contains an 8-bit left and an 8-bit right sample, reducing memory requirements further.


Both the transmitter and receiver are capable of being a master or a slave.

The Stellaris[®] I²S module has the following features:

- Configurable audio format supporting I²S, Left-justification, and Right-justification
- Configurable sample size from 8 to 32 bits
- Mono and Stereo support
- 8-, 16-, and 32-bit FIFO interface for packing memory
- Independent transmit and receive 8-entry FIFOs
- Configurable FIFO-level interrupt and μDMA requests
- Independent transmit and receive MCLK direction control
- Transmit and receive internal MCLK sources
- Independent transmit and receive control for serial clock and word select
- MCLK and SCLK can be independently set to master or slave
- Configurable transmit zero or last sample when FIFO empty
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive
 - Burst requests
 - Channel requests asserted when FIFO contains required amount of data

17.1 Block Diagram

Figure 17-1. I²S Block Diagram



17.2 Functional Description

The Inter-Integrated Circuit Sound (I²S) module contains separate transmit and receive engines. Each engine consists of the following:

- Serial encoder for the transmitter; serial decoder for the receiver
- 8-entry FIFO to store sample data
- Independent configuration of all programmable settings

The basic programming model of the I²S block is as follows:

- Configuration
 - Overall I²S module configuration in the I²S Module Configuration (I2SCFG) register. This
 register is used to select the MCLK source and enable the receiver and transmitter.

- Transmit and receive configuration in the I²S Transmit Module Configuration (I2STXCFG) and I²S Receive Module Configuration (I2SRXCFG) registers. These registers set the basic parameters for the receiver and transmitter such as data configuration (justification, delay, read mode, sample size, and system data size); SCLK (polarity and source); and word select polarity.
- Transmit and receive FIFO configuration in the I²S Transmit FIFO Configuration
 (I2STXFIFOCFG) and I²S Receive FIFO Configuration (I2SRXFIFOCFG) registers. These
 registers select the Compact Stereo mode size (16-bit or 8-bit), provide indication of whether
 the next sample is Left or Right, and select mono mode for the receiver.

FIFO

- Transmit and receive FIFO data in the I²S Transmit FIFO Data (I2STXFIFO) and I²S Receive FIFO Data (I2SRXFIFO) registers
- Information on FIFO data levels in the I²S Transmit FIFO Level (I2STXLEV) and I²S Receive FIFO Level (I2SRXLEV) registers
- Configuration for FIFO service requests based on FIFO levels in the I²S Transmit FIFO Limit (I2STXLIMIT) and I²S Receive FIFO Limit (I2SRXLIM) registers

Interrupt Control

- Interrupt masking configuration in the I²S Interrupt Mask (I2SIM) register
- Raw and masked interrupt status in the I²S Raw Interrupt Status (I2SRIS) and I²S Masked Interrupt Status (I2SMIS) registers
- Interrupt clearing through the I²S Interrupt Clear (I2SIC) register
- Configuration for FIFO service requests interrupts and transmit/receive error interrupts in the I²S Transmit Interrupt Status and Mask (I2STXISM) and I²S Receive Interrupt Status and Mask (I2SRXISM) registers

Figure 17-2 on page 648 provides an example of an I²S data transfer. Figure 17-3 on page 648 provides an example of an Left-Justified data transfer. Figure 17-4 on page 648 provides an example of an Right-Justified data transfer.

Figure 17-2. I²S Data Transfer




Figure 17-3. Left-Justified Data Transfer





Figure 17-4. Right-Justified Data Transfer



17.2.1 Transmit

The transmitter consists of a serial encoder, an 8-entry FIFO, and control logic. The transmitter has independent MCLK (I2SOTXMCLK), SCLK (I2SOTXSCK), and Word-Select (I2SOTXWS) signals.

17.2.1.1 Serial Encoder

The serial encoder reads audio samples from the receive FIFO and converts them into an audio stream. By configuring the serial encoder, common audio formats I²S, Left-Justified, and Right-Justified are supported. The MSB is transmitted first. The sample size and system data size are configurable with the SSZ and SDSZ bits in the I²S Transmit Module Configuration (I2STXCFG) register. The sample size is the number of bits of data being transmitted, and the system data size is the number of I2SOTXSCK transitions between the word select transitions. The system data size must be large enough to accommodate the maximum sample size. In Mono mode, the sample data is repeated in both the left and right channels. When the FIFO is empty, the user may select either

transmission of zeros or of the last sample. The serial encoder is enabled using the TXEN bit in the I²S Module Configuration (I2SCFG) register.

17.2.1.2 FIFO Operation

The transmit FIFO stores eight Mono samples or eight Stereo sample-pairs of data and is accessed through the I²S Transmit FIFO Data (I2STXFIFO) register. The FIFO interface for the audio data is different based on the Write mode, defined by the I²S Transmit FIFO Configuration (I2STXFIFOCFG) Compact Stereo Sample Size bit (CSS) and the I2STXCFG Write Mode field (WM). All data samples are MSB-aligned. Table 17-1 on page 649 defines the interface for each Write mode. Stereo samples are written first left then right. The next sample (right or left) to be written is indicated by the LRS bit in the I2STXFIFOCFG register.

wм field in I2STXCFG	CSS bit in I2STXFIFOCFG	Write Mode	Sample Width	Samples per FIFO Write	Data Alignment
0x0	don't care	Stereo	8-32 bits	1	MSB
0x1	0	Compact Stereo - 16 bit	8-16 bits	2	MSB Right [31:16], Left [15:0]
0x1	1	Compact Stereo - 8 bit	8 bits	2	Right [15:8], Left[7:0]
0x2	don't care	Mono	8-32 bits	1	MSB

Table 17-1. I²S Transmit FIFO Interface

The number of samples in the transmit FIFO can be read using the **I**²**S Transmit FIFO Level** (**I2STXLEV**) register. The value ranges from 0 to 16. Stereo and compact stereo sample pairs are counted as two. The mono samples also increment the count by two, therefore, four mono samples will have a count of eight.

17.2.1.3 Clock Control

The transmitter MCLK and SCLK can be independently programmed to be the master or slave. The transmitter is programmed to be the master or slave of the SCLK using the MSL bit in the I2STXCFG register. When the transmitter is the master, the I2SOTXSCK frequency is the specified I2SOTXMCLK divided by four. The I2SOTXSCK may be inverted using the SCP bit in the I2STXCFG register.

The transmitter can also be the master or slave of the MCLK. When the transmitter is the master, the PLL must be active and a fractional clock divider must be programmed. See page 129 for the setup for the master <code>I2SOTXMCLK</code> source. An external transmit <code>I2SOTXMCLK</code> is selected using the <code>TXSLV</code> bit in the <code>I2SCFG</code> register.

The following tables show combinations of the TXINT and TXFRAC bits in the I^2S MCLK Configuration (I2SMCLKCFG) register that provide MCLK frequencies within acceptable error limits. In the table, Fs is the sampling frequency in kHz and possible crystal frequencies are shown in MHz across the top row of the table. The words "not supported" in the table mean that it is not possible to obtain the specified sampling frequencies with the specified crystal frequency within the error tolerance of 0.3%. The values in the table are based on the following values:

$$MCLK = Fs * 256$$

 $VCO = 400 MHz$

The Integer value is taken from the result of the following calculation:

ROUND (VCO/MCLK)

The remaining fractional component is converted to binary, and the first four bits are the Fractional value.

Table 17-2. Crystal Frequency (Values from 3.5795 MHz to 5 MHz)

		Crystal Frequency (MHz)										
Fs (kHz)	3.	5795	3.	6864	4.	0000	4.	0960	4.	9152	5.0000	
	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional
8	195	11	194	6	195	5	196	0	194	6	195	5
11.025	142	1	141	1	141	11	142	4	141	1	141	11
16	97	13	97	3	97	9	98	0	97	3	97	9
22.05	71	0	70	7	70	13	71	2	70	7	70	13
24	65	4	64	12	65	2	65	5	64	12	65	2
32	48	14	48	9	48	12	49	0	48	9	48	12
44.056	35	8	35	5	35	7	35	8	35	5	35	7
44.1	35	7	35	4	35	7	35	8	35	4	35	7
47.25	33	2	32	14	33	1	33	3	32	14	33	1
48	32	9	32	6	32	8	32	10	32	6	32	8
50	31	5	31	2	31	4	31	6	31	2	31	4
88.2	17	11	17	9	17	10	17	11	17	9	17	10
96	16	5	16	3	16	4	16	5	16	3	16	4
128	12	4	12	2	12	3	12	4	12	2	12	3
176.4	8	13	8	12	8	13	8	13	8	12	8	13
192	Not s	upported	Not s	upported	8	2	8	3	Not s	upported	8	2

Table 17-3. Crystal Frequency (Values from 5.12 MHz to 8.192 MHz)

		Crystal Frequency (MHz)										
Fs (kHz)	5	5.12		6	6	6.144		7.3728		8	8.192	
	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional
8	195	0	195	5	195	0	194	6	195	5	194	10
11.025	141	8	141	11	141	8	141	1	141	11	141	4
16	97	7	97	9	97	7	97	3	97	9	97	5
22.05	70	11	70	13	70	11	70	7	70	13	70	9
24	65	0	65	2	65	0	64	12	65	2	64	13
32	48	11	48	12	48	11	48	9	48	12	48	10
44.056	35	7	35	7	35	7	35	5	35	7	35	6
44.1	35	6	35	7	35	6	35	4	35	7	35	5
47.25	33	0	33	1	33	0	32	14	33	1	32	14
48	32	7	32	8	32	7	32	6	32	8	32	7
50	31	3	31	4	31	3	31	2	31	4	31	2
88.2	17	10	17	10	17	10	17	9	17	10	17	10
96	16	4	16	4	16	4	16	3	16	4	16	4
128	12	3	12	3	12	3	12	2	12	3	12	3
176.4	Not s	upported	8	13	Not s	upported	8	12	8	13	8	12
192	8	2	8	2	8	2	Not s	upported	8	2	8	2

Table 17-4. Crystal Frequency (Values from 10 MHz to 14.3181 MHz)

				Cry	stal Fre	quency (M	Hz)			
Fs (kHz)	10			12		2.288	1	3.56	14.3181	
	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional	Integer	Fractional
8	195	5	195	5	196	0	194	4	195	11
11.025	141	11	141	11	142	4	140	15	142	1
16	97	9	98	6	98	0	97	2	97	13
22.05	70	13	70	13	71	2	70	7	71	0
24	65	2	65	2	65	5	64	11	65	4
32	48	12	48	12	49	0	48	8	48	14
44.056	35	7	35	7	35	8	35	4	35	8
44.1	35	7	35	7	35	8	35	4	35	7
47.25	33	1	33	1	33	3	32	13	33	2
48	32	8	32	8	32	10	32	6	32	9
50	31	4	31	4	31	6	31	1	31	5
88.2	17	10	17	10	17	11	17	9	17	11
96	16	4	16	4	16	5	16	3	16	5
128	12	3	12	3	12	4	12	2	12	4
176.4	98	13	8	13	8	13	8	12	8	13
192	8	2	8	2	8	2	Not s	upported	Not s	upported

Table 17-5. Crystal Frequency (Values from 16 MHz to 16.384 MHz)

	Cı	ystal Freq	juency (MHz)			
Fs (kHz)		16	16	16.384		
	Integer	Fractional	Integer	Fractional		
8	195	5	192	0		
11.025	141	11	139	5		
16	97	9	96	0		
22.05	70	13	69	10		
24	65	2	64	0		
32	48	12	48	0		
44.056	35	7	34	13		
44.1	35	7	35	12		
47.25	33	1	32	7		
48	32	8	32	0		
50	31	4	30	11		
88.2	17	10	17	7		
96	16	4	16	0		
128	12	3	12	0		
176.4	8	13	8	10		
192	8	2	8	0		

17.2.1.4 Interrupt Control

There is one I²S interrupt to the CPU. The interrupt is asserted to the CPU whenever any of the transmit or receive sources is asserted. The transmit module has two interrupt sources: the FIFO service request and write error. The interrupts may be masked using the TXFSR and TXWE bits in the I²S Interrupt Mask (I2SIM) register. The status of the interrupt source is indicated by the I²S Raw Interrupt Status (I2SRIS) register. The status of enabled interrupts is indicated by the I²S Masked Interrupt Status (I2SMIS) register. The FIFO level interrupt has a second level of masking using the FFM bit in the I²S Transmit Interrupt Status and Mask (I2STXISM) register.

The FIFO service request interrupt is asserted when the FIFO level (indicated by the LEVEL field in the I²S Transmit FIFO Level (I2STXLEV) register) is below the FIFO limit (programmed using the I²S Transmit FIFO Limit (I2STXLIMIT) register) and both the TXFSR and FFM bits are set. If software attempts to write to a full FIFO, a Transmit FIFO Write error occurs (indicated by the TXWE bit in the I²S Raw Interrupt Status (I2SRIS) register). The TXWE bit in the I2SRIS/I2SMIS registers is cleared by setting the TXWE bit in the I²S Interrupt Clear (I2SIC) register.

17.2.1.5 **DMA Support**

The μ DMA can be used to more efficiently stream data to and from the I²S bus. The FIFO Interrupt Mask bit (FFM) in the **I2STXISM** register must be set for the request signaling to propagate to the μ DMA module. See "Micro Direct Memory Access (μ DMA)" on page 226 for channel configuration.

The I²S module uses the μ DMA burst request signal, not the single request. Thus each time a μ DMA request is made, the μ DMA controller transfers the number of items specified as the burst size for the μ DMA channel. Therefore, the μ DMA channel burst size and the I²S FIFO service request limit must be set to the same value (using the LIMIT field in the **I2STXLIMIT** register).

17.2.2 Receive

17.2.2.1 Serial Decoder

The serial decoder accepts incoming audio stream data and places the sample data in the receive FIFO. By configuring the serial decoder, common audio formats I²S, Left-Justified, and Right-Justified are supported. The MSB is transmitted first. The sample size and system data size are configurable with the SSZ and SDSZ bits in the I²S Receive Module Configuration (I2SRXCFG) register. The sample size is the number of bits of data being received, and the system data size is the number of I2SOTXSCK transitions between the word select transitions. The system data size must be large enough to accommodate the maximum sample size. Any bits received after the LSB are 0s. If the FIFO is full, the incoming sample (in Mono) or sample-pairs (Stereo) are dropped until the FIFO has space. The serial decoder is enabled using the RXEN bit in the I2SCFG register.

17.2.2.2 FIFO Operation

The receive FIFO stores eight Mono samples or eight Stereo sample-pairs of data and is accessed through the I^2S Receive FIFO Data (I2SRXFIFO) register. Table 17-6 on page 653 defines the interface for each Read mode. All data is stored MSB-aligned. The Stereo data is read left sample then right.

In Mono mode, the FIFO interface can be configured to read the right or left channel by setting the FIFO Mono Mode bit (FMM) in the I^2S Receive FIFO Configuration (I2SRXFIFOCFG) register. This enables reads from a single channel, where the channel selected can be either the right or left as determined by the LRS bit in the I2SRXFIFOCFG register.

Table 17-6. I²S Receive FIFO Interface

RM bit in I2RXCFG	CSS bit in I2SRXFIFOCFG	Read Mode	Sample Width	Samples per FIFO Write	Data Alignment
0	don't care	Stereo	8-32 bits	1	MSB
1	0	Compact Stereo - 16 bit	8-16 bits	2	MSB Right [31:15], Left [15:0]
1	1	Compact Stereo - 8 bit	8 bits	2	Right [15:8] Left[7:0]
0	don't care	Mono (FMM bit in the I2SRXFIFOCFG register must be set.)	8-32 bits	1	MSB

The number of samples in the receive FIFO can be read using the I²S Receive FIFO Level (I2SRXLEV) register. The value ranges from 0 to 16. Stereo and compact stereo sample pairs are counted as two. The mono samples also increment the count by two, therefore four Mono samples will have a count of eight.

17.2.2.3 Clock Control

The receiver MCLK and SCLK can be independently programmed to be the master or slave. The receiver is programmed to be the master or slave of the SCLK using the MSL bit in the I2SRXCFG register. When the receiver is the master, the I2SORXSCK frequency is the specified I2SORXMCLK divided by four. The I2SORXSCK may be inverted using the SCP bit in the I2SRXCFG register.

The receiver can also be the master or slave of the MCLK. When the receiver is the master, the PLL must be active and a fractional clock divider must be programmed. See page 129 for the setup for the master <code>I2SORXMCLK</code> source. An external transmit <code>I2SORXMCLK</code> is selected using the <code>RXSLV</code> bit in the <code>I2SCFG</code> register.

Refer to "Clock Control" on page 649 for combinations of the RXINT and RXFRAC bits in the I²S MCLK Configuration (I2SMCLKCFG) register that provide MCLK frequencies within acceptable error limits. In the table, Fs is the sampling frequency in kHz and possible crystal frequencies are shown in MHz across the top row of the table. The words "not supported" in the table mean that it is not possible to obtain the specified sampling frequencies with the specified crystal frequency within the error tolerance of 0.3%.

17.2.2.4 Interrupt Control

There is one I²S interrupt to the CPU. The interrupt is asserted to the CPU whenever any of the transmit or receive sources is asserted. The receive module has two interrupt sources: the FIFO service request and read error. The interrupts may be masked using the RXFSR and RXRE bits in the I2SIM register. The status of the interrupt source is indicated by the I2SRIS register. The status of enabled interrupts is indicated by the I2SMIS register. The FIFO service request interrupt has a second level of masking using the FFM bit in the I²S Receive Interrupt Status and Mask (I2SRXISM) register. The sources may be masked using the I2SIM register.

The FIFO service request interrupt is asserted when the FIFO level (indicated by the LEVEL field in the I²S Receive FIFO Level (I2SRXLEV) register) is above the FIFO limit (programmed using the I²S Receive FIFO Limit (I2SRXLIMIT) register) and both the RXFSR and FFM bits are set. An error occurs when reading an empty FIFO or if a stereo sample pair is not read left then right. To clear an interrupt, write a 1 to the appropriate bit in the I2SIC register. If software attempts to read an empty FIFO or if a stereo sample pair is not read left then right, a Receive FIFO Read error occurs (indicated by the RXRE bit in the I2SRIS register). The RXRE bit in the I2SRIS/I2SMIS registers is cleared by setting the RXRE bit in the I2SIC register.

17.2.2.5 **DMA Support**

The μ DMA can be used to more efficiently stream data to and from the I²S bus. The FIFO Interrupt Mask bit (FFM) in the **I2SRXISM** register must be set for the request signaling to propagate to the μ DMA module. See "Micro Direct Memory Access (μ DMA)" on page 226 for channel configuration.

The I²S module uses the μ DMA burst request signal, not the single request. Thus each time a μ DMA request is made, the μ DMA controller transfers the number of items specified as the burst size for the μ DMA channel. Therefore, the μ DMA channel burst size and the I²S FIFO service request limit must be set to the same value (using the LIMIT field in the **I2SRXLIMIT** register).

17.3 Initialization and Configuration

The default setup for the I²S transmit and receive is to be using external MCLK, external SCLK, Stereo, I²S audio format, and 32-bit data samples. The following example shows how to configure a system using the internal MCLK, internal SCLK, Compact Stereo, and Left-Justified audio format with 16-bit data samples.

- 1. Enable the I²S peripheral clock by writing a value of 0x1000.0000 to the **RCGC1** register in the System Control module. See page 167.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module. See page 179. To find out which GPIO port to enable, refer to Table 25-5 on page 991.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. See page 311.
- 4. Set up the MCLK sources for a 48-kHz sample rate. The input crystal is assumed to be 6 MHz for this example (internal source).
 - Enable the PLL by clearing the PWRDWN bit in the RCC register in the System Control module. See page 113.
 - Set the MCLK dividers and enable them by writing 0x0208.0208 to the I2SMCLKCFG register in the System Control module. See page 129.
 - Enable the MCLK internal sources by writing 0x8208.8208 to the **I2SMCLKCFG** register in the System Control module.

To allow an external MCLK to be used, set bits 4 and 5 of the **I2SCFG** register. Starting up the PLL and enabling the MCLK sources is not required.

- 5. Set up the Serial Bit Clock SCLK source. By default, the SCLK is externally sourced.
 - Receiver: Masters the I2SORXSCK by ORing 0x0040.0000 into the I2SRXCFG register.
 - Transmitter: Masters the I2SOTXSCK by ORing 0x0040.0000 into the I2STXCFG register.
- 6. Configure the Serial Encoder/Decoder (Left-Justified, Compact Stereo, 16-bit samples, 32-bit system data size).
 - Set the audio format using the Justification (JST), Data Delay (DLY), SCLK polarity (SCP), and Left-Right Polarity (LRP) bits written to the **I2STXCFG** and **I2SRXCFG** registers. The settings are shown in the table below.

Table 17-7. Audio Formats Configuration

Audio Format	I2STXCFG/I2SRXCFG Register Bit					
	JST	DLY	SCP	LRP		
I ² S	0	1	0	1		
Left-Justified	0	0	0	0		
Right-Justified	1	0	0	0		

- Write 0x0140.3DF0 to both the I2STXCFG and I2SRXCFG registers to program the following configurations:
 - Set the sample size to 16 bits using the SSZ field of the I2STXCFG and I2SRXCFG registers.
 - Set the system data size to 32 bits using the SDSZ field of the I2STXCFG and I2SRXCFG registers.
 - Set the Write and Read modes using the WM and RM fields in the I2STXCFG and I2SRXCFG registers, respectively.
- 7. Set up the FIFO limits for triggering interrupts (also used for µDMA)
 - Set up the transmit FIFO to trigger when it has less than four sample pairs by writing a 0x0000.0008 to the I2STXLIMIT register.
 - Set up the receive FIFO to trigger when there are more than four sample pairs by writing a 0x0000.00008 to the I2SRXLIMIT register.
- 8. Enable interrupts.
 - Enable the transmit FIFO interrupt by setting the FFM bit in the **I2STXISM** register (write 0x0000.0001).
 - Set up the receive FIFO interrupts by setting the FFM bit in the I2SRXISM register (write 0x0000.0001).
 - Enable the TX FIFO service request, the TX Error, the RX FIFO service request, and the RX Error interrupts to be sent to the CPU by writing a 0x0000.0033 to the I2SSIM register.
- 9. Enable the Serial Encoder and Serial Decoders by writing a 0x0000.0003 to the I2SCFG register.

17.4 Register Map

Table 17-8 on page 655 lists the I^2S registers. The offset listed is a hexadecimal increment to the register's address, relative to the I^2S interface base address of 0x4005.4000. Note that the I^2S module clock must be enabled before the registers can be programmed (see page 167).

Table 17-8. Inter-Integrated Circuit Sound (I²S) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	I2STXFIFO	WO	0x0000.0000	I2S Transmit FIFO Data	657

Offset	Name	Туре	Reset	Description	See page
0x004	I2STXFIFOCFG	R/W	0x0000.0000	I2S Transmit FIFO Configuration	658
0x008	I2STXCFG	R/W	0x1400.7DF0	I2S Transmit Module Configuration	659
0x00C	I2STXLIMIT	R/W	0x0000.0000	I2S Transmit FIFO Limit	661
0x010	I2STXISM	R/W	0x0000.0000	I2S Transmit Interrupt Status and Mask	662
0x018	I2STXLEV	RO	0x0000.0000	I2S Transmit FIFO Level	663
0x800	I2SRXFIFO	RO	0x0000.0000	I2S Receive FIFO Data	664
0x804	I2SRXFIFOCFG	R/W	0x0000.0000	I2S Receive FIFO Configuration	665
0x808	I2SRXCFG	R/W	0x1400.7DF0	I2S Receive Module Configuration	666
0x80C	I2SRXLIMIT	R/W	0x0000.7FFF	I2S Receive FIFO Limit	668
0x810	I2SRXISM	R/W	0x0000.0000	I2S Receive Interrupt Status and Mask	669
0x818	I2SRXLEV	RO	0x0000.0000	I2S Receive FIFO Level	670
0xC00	I2SCFG	R/W	0x0000.0000	I2S Module Configuration	671
0xC10	I2SIM	R/W	0x0000.0000	I2S Interrupt Mask	672
0xC14	I2SRIS	RO	0x0000.0000	I2S Raw Interrupt Status	673
0xC18	I2SMIS	RO	0x0000.0000	I2S Masked Interrupt Status	675
0xC1C	I2SIC	WO	0x0000.0000	I2S Interrupt Clear	676

17.5 Register Descriptions

The remainder of this section lists and describes the I^2S registers, in numerical order by address offset.

Register 1: I²S Transmit FIFO Data (I2STXFIFO), offset 0x000


This register is the 32-bit serial audio transmit data register. In Stereo mode, the data is written left, right, left, right, and so on. The LRS bit in the I^2S Transmit FIFO Configuration (I2STXFIFOCFG) register can be read to verify the next position expected. In Compact 16-bit mode, bits [31:16] contain the right sample, and bits [15:0] contain the left sample. In Compact 8-bit mode, bits [15:8] contain the right sample, and bits [7:0] contain the left sample. In Mono mode, each 32-bit entry is a single sample.

Note that if the FIFO is full and a write is attempted, a transmit FIFO write error is generated.

I2S Transmit FIFO Data (I2STXFIFO)

Base 0x4005.4000 Offset 0x000

Type WO, reset 0x0000.0000




Serial audio sample data to be transmitted.

Register 2: I²S Transmit FIFO Configuration (I2STXFIFOCFG), offset 0x004

This register configures the sample for dual-channel operation. In Stereo mode, the LRS bit toggles between left and right samples as the Transmit FIFO is written. The left sample is written first, followed by the right.

I2S Transmit FIFO Configuration (I2STXFIFOCFG)

Base 0x4005.4000 Offset 0x004 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:2	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	css	R/W	0	Compact Stereo Sample Size
				When clear, this bit selects Compact 16-bit Stereo Mode, and programs the sample size to 16 bits.
				When set, this bit selects Compact 8-bit Stereo Mode, and programs the sample size to 8 bits.
0	LRS	R/W	0	Left-Right Sample Indicator

When clear, this bit indicates that the left sample is the next position.

When set, this bit indicates that the right sample is the next position.

In Mono mode and Compact stereo mode, this bit toggles as if it were in Stereo mode, but it has no meaning and should be ignored.


Register 3: I²S Transmit Module Configuration (I2STXCFG), offset 0x008

This register controls the configuration of the Transmit module.

I2S Transmit Module Configuration (I2STXCFG)

Base 0x4005.4000 Offset 0x008

Type R/W, reset 0x1400.7DF0



Bit/Field	Name	Type	Reset	Description
31:30	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
29	JST	R/W	0	Justification of Output Data
				When clear, this bit configures the data to be Left-Justified.
				When set, this bit configures the data to be Right-Justified.
28	DLY	R/W	1	Data Delay
				When clear, data is latched on the next latching edge of I2SOTXSCK as defined by the SCP bit. This bit should be clear in Left-Justified or Right-Justified mode.
				When set, this bit causes a <code>one-I2SOTXSCK</code> delay from the edge of <code>I2SOTXWS</code> before data is latched. This bit should be set in I^2S mode.
27	SCP	R/W	0	SCLK Polarity
				When clear, this bit causes data to be latched on the falling edge of I2SOTXSCK.
				When set, this bit causes data to be latched on the rising edge of I2SOTXSCK.
26	LRP	R/W	1	Left/Right Clock Polarity
				When clear, this bit causes I2SOTXWS to be high during the transmission

of the left channel data.

of the right channel data.

When set, this bit causes I2SOTXWS to be high during the transmission

Bit/Field	Name	Туре	Reset	Description
25:24	WM	R/W	0x0	Write Mode
				This bit field selects the mode in which the transmit data is stored in the FIFO and transmitted.
				Value Description
				0x0 Stereo mode
				0x1 Compact Stereo mode
				Left/Right sample packed. Refer to I2STXFIFOCFG for 8/16-bit sample size selection.
				0x2 Mono mode
				0x3 reserved
23	FMT	R/W	0	FIFO Empty
				When clear, this bit causes all zeroes to be transmitted if the FIFO is empty.
				When set, this bit causes the last sample to be transmitted if the FIFO is empty.
22	MSL	R/W	0	SCLK Master/Slave
				Source of serial bit clock (I2S0TXSCK) and Word Select (I2S0TXWS).
				When clear, this bit configures the transmitter as a slave using the externally driven I2SOTXSCK and I2SOTXWS signals.
				When set, this bit configures the transmitter as a master using the internally generated I2SOTXSCK and I2SOTXWS signals.
21:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:10	SSZ	R/W	0x1F	Sample Size
				This field contains the number of bits minus one in the sample.
9:4	SDSZ	R/W	0x1F	System Data Size
				This field contains the number of bits minus one during the high or low phase of the ${\tt I2S0TXWS}$ signal.
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 4: I²S Transmit FIFO Limit (I2STXLIMIT), offset 0x00C

This register sets the lower FIFO limit at which a FIFO service request is issued.

I2S Transmit FIFO Limit (I2STXLIMIT)

Base 0x4005.4000 Offset 0x00C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:5	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4:0	LIMIT	R/W	0x00	FIFO Limit

This field sets the FIFO level at which a FIFO service request is issued, generating an interrupt or a μ DMA transfer request.

The transmit FIFO generates a service request when the number of items in the FIFO is less than the level specified by the LIMIT field. For example, if the LIMIT field is set to 8, then a service request is generated when there are less than 8 samples remaining in the transmit FIFO.


Register 5: I²S Transmit Interrupt Status and Mask (I2STXISM), offset 0x010

This register indicates the transmit interrupt status and interrupt masking control.

I2S Transmit Interrupt Status and Mask (I2STXISM)

Base 0x4005.4000 Offset 0x010

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	FFI	RO	0	Transmit FIFO Service Request Interrupt
				When clear, this bit indicates that the FIFO Level is equal to or above the FIFO Limit.
				When set, this bit indicates that the FIFO Level is below the FIFO Limit.
15:1	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	FFM	R/W	0	FIFO Interrupt Mask

sent to the CPU.

When set, this bit allows the FIFO interrupt to be sent to the CPU.

When clear, this bit causes the FIFO interrupt to be masked and not


Register 6: I²S Transmit FIFO Level (I2STXLEV), offset 0x018

The number of samples in the transmit FIFO can be read using the **I2STXLEV** register. The value ranges from 0 to 16. Stereo and Compact Stereo sample-pairs are counted as two. Mono samples also increment the count by two. For example, the LEVEL field is set to eight if there are four Mono samples.

I2S Transmit FIFO Level (I2STXLEV)

Base 0x4005.4000 Offset 0x018

Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:5	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4:0	LEVEL	RO	0x00	Number of Audio Samples

This field contains the number of samples in the FIFO.


Register 7: I²S Receive FIFO Data (I2SRXFIFO), offset 0x800

This register is the 32-bit serial audio receive data register. In Stereo mode, the data is read left, right, left, right, and so on. The LRS bit in the I²S Receive FIFO Configuration (I2SRXFIFOCFG) register can be read to verify the next position expected. In Compact 16-bit mode, bits [31:16] contain the right sample, and bits [15:0] contain the left sample. In Compact 8-bit mode, bits [15:8] contain the right sample, and bits [7:0] contain the left sample. In Mono mode, each 32-bit entry is a single sample. If the FIFO is empty, a read of this register returns a value of 0x0000.0000 and generates a receive FIFO read error.

I2S Receive FIFO Data (I2SRXFIFO)

Base 0x4005.4000 Offset 0x800

Type RO, reset 0x0000.0000



Serial audio sample data received.

The read of an empty FIFO will return a value of 0x0.

Register 8: I²S Receive FIFO Configuration (I2SRXFIFOCFG), offset 0x804

This register configures the sample for dual-channel operation. In Stereo mode, the LRS bit toggles between Left and Right as the samples are read from the receive FIFO. In Mono mode, both the left and right samples are stored in the FIFO. The FMM bit can be used to read only the left or right sample as determined by the LRP bit. In Compact Stereo 8- or 16-bit mode, both the left and right samples are read in one access from the FIFO.

I2S Receive FIFO Configuration (I2SRXFIFOCFG)

Base 0x4005.4000 Offset 0x804

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	'	1				rese	rved				1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			'			reserved) 	FMM	css	LRS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	FMM	R/W	0	FIFO Mono Mode
				When clear, this bit configures the receiver in Stereo Mode.
				When set, this bit configures the receiver in Mono mode. In this case, the LRP bit in the <code>I2SRXCFG</code> register specifies whether data is read while the <code>I2SORXWS</code> signal is high or low (Right or Left Channel) as follows:
				LRP I2SORXWS
				0 Low (Right)
				1 High (Left)
1	CSS	R/W	0	Compact Stereo Sample Size
				When clear, this bit selects Compact 16-bit Stereo Mode, and programs the sample size to 16 bits.
				When set, this bit selects Compact 8-bit Stereo Mode, and programs the sample size to 8 bits.
0	LRS	R/W	0	Left-Right Sample Indicator
				When clear, this bit indicates that the left sample is the next position to be read.
				When set, this bit indicates that the right sample is the next position to

This bit is only meaningful in Compact Stereo Mode.


Register 9: I²S Receive Module Configuration (I2SRXCFG), offset 0x808

This register controls the configuration of the receive module.

I2S Receive Module Configuration (I2SRXCFG)

Base 0x4005.4000 Offset 0x808

Type R/W, reset 0x1400.7DF0



Bit/Field	Name	Туре	Reset	Description
31:30	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
29	JST	R/W	0	Justification of Input Data
				When clear, this bit configures the data to be Left-Justified.
				When set, this bit configures the data to be Right-Justified.
28	DLY	R/W	1	Data Delay
				When clear, data is latched on the next latching edge of I2SORXSCK as defined by the SCP bit. This bit should be clear in Left-Justified or Right-Justified mode.
				When set, this bit causes a one-I2S0RXSCK delay from the edge of I2S0RXWS before data is latched. This bit should be set in I^2S mode.
27	SCP	R/W	0	SCLK Polarity
				When clear, this bit causes data to be latched on the falling edge of I2SORXSCK.
				When set, this bit causes data to be latched on the rising edge of I2SORXSCK.
26	LRP	R/W	1	Left/Right Clock Polarity
				When clear, this bit causes ${\tt I2SORXWS}$ to be high during the transmission of the left channel data.
				When set, this bit causes ${\tt I2SORXWS}$ to be high during the transmission of the right channel data.
25	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
24	RM	R/W	0	Read Mode
				This bit field selects the mode in which the receive data is received and stored in the FIFO.
				Value Description
				0 Stereo/Mono mode
				I2SRXFIFOCFG FMM bit specifies Stereo or Mono FIFO read behavior.
				1 Compact Stereo mode
				Left/Right sample packed. Refer to I2SRXFIFOCFG for 8/16-bit sample size selection.
23	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
22	MSL	R/W	0	SCLK Master/Slave
				Source of serial bit clock (I2SORXSCK) and Word Select (I2SORXWS).
				When clear, this bit configures the receiver as a slave using the externally driven I2SORXSCK and I2SORXWS signals.
				When set, this bit configures the receiver as a master using the internally generated I2SORXSCK and I2SORXWS signals.
21:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:10	SSZ	R/W	0x1F	Sample Size
				This field contains the number of bits minus one in the sample.
9:4	SDSZ	R/W	0x1F	System Data Size
				This field contains the number of bits minus one during the high or low phase of the ${\tt I2S0RXWS}$ signal.
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Register 10: I²S Receive FIFO Limit (I2SRXLIMIT), offset 0x80C

This register sets the upper FIFO limit at which a FIFO service request is issued.

I2S Receive FIFO Limit (I2SRXLIMIT)

Base 0x4005.4000 Offset 0x80C

Type R/W, reset 0x0000.7FFF



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:5	reserved	RO	0x7FF	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4:0	LIMIT	R/W	0x1F	FIFO Limit

This field sets the FIFO level at which a FIFO service request is issued, generating an interrupt or a μ DMA transfer request.

The receive FIFO generates a service request when the number of items in the FIFO is greater than the level specified by the LIMIT field. For example, if the LIMIT field is set to 4, then a service request is generated when there are less than 4 samples remaining in the transmit FIFO.


Register 11: I²S Receive Interrupt Status and Mask (I2SRXISM), offset 0x810

This register indicates the receive interrupt status and interrupt masking control.

I2S Receive Interrupt Status and Mask (I2SRXISM)

Base 0x4005.4000 Offset 0x810

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:17	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	FFI	RO	0	Receive FIFO Service Request Interrupt
				When clear, this bit indicates that the FIFO Level is equal to or below the FIFO Limit.
				When set, this bit indicates that the FIFO Level is above the FIFO Limit. $ \label{eq:FIFO} % \begin{subarray}{ll} \end{subarray} $
15:1	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	FFM	R/W	0	FIFO Interrupt Mask

When clear, this bit causes the FIFO interrupt to be masked and not sent to the $\ensuremath{\mathsf{CPU}}.$

When set, this bit allows the FIFO interrupt to be sent to the CPU.


Register 12: I²S Receive FIFO Level (I2SRXLEV), offset 0x818

The number of samples in the receive FIFO can be read using the **I2SRXLEV** register. The value ranges from 0 to 16. Stereo and Compact Stereo sample pairs are counted as two. Mono samples also increment the count by two. For example, the LEVEL field is set to eight if there are four Mono samples.

I2S Receive FIFO Level (I2SRXLEV)

Base 0x4005.4000 Offset 0x818

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:5	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4:0	LEVEL	RO	0x00	Number of Audio Samples


This field contains the number of samples in the FIFO.

Register 13: I²S Module Configuration (I2SCFG), offset 0xC00

This register enables the transmit and receive serial engines and sets the source of the I2SOTXMCLK and I2SORXMCLK signals.

I2S Module Configuration (I2SCFG)

Base 0x4005.4000 Offset 0xC00 Type R/W, reset 0x0000.0000




Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	RXSLV	R/W	0	Use External I2SORXMCLK
				When set, this bit configures the receiver to use the externally driven I2SORXMCLK signal.
				When clear, this bit configures the receiver to use the internally generated MCLK as the I2SORXMCLK signal. See "Clock Control" on page 649 for information on how to program the I2SORXMCLK.
4	TXSLV	R/W	0	Use External I2S0TXMCLK
				When set, this bit configures the transmitter to use the externally driven ${\tt I2SOTXMCLK}$ signal.
				When clear, this bit configures the transmitter to use the internally generated MCLK as the I2SOTXMCLK signal. See "Clock Control" on page 649 for information on how to program the I2SOTXMCLK.
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	RXEN	R/W	0	Serial Receive Engine Enable
				When clear, this bit disables the serial receive engine.
				When set, this bit enables the serial receive engine.
0	TXEN	R/W	0	Serial Transmit Engine Enable
				When clear, this bit disables the serial transmit engine.
				When set, this bit enables the serial transmit engine.

Register 14: I²S Interrupt Mask (I2SIM), offset 0xC10

This register masks the interrupts to the CPU.

I2S Interrupt Mask (I2SIM)

Base 0x4005.4000 Offset 0xC10 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	RXRE	R/W	0	Receive FIFO Read Error
				When clear, this bit causes the receive FIFO read error interrupt to be masked and not sent to the CPU.
				When set, this bit allows the receive FIFO read error interrupt to be sent to the \ensuremath{CPU} .
4	RXFSR	R/W	0	Receive FIFO Service Request
				When clear, this bit causes the receive FIFO service request interrupt to be masked and not sent to the CPU.
				When set, this bit allows the receive FIFO service request interrupt to be sent to the CPU.
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	TXWE	R/W	0	Transmit FIFO Write Error
				When clear, this bit causes the transmit FIFO write error interrupt to be masked and not sent to the CPU.
				When set, this bit allows the transmit FIFO write error interrupt to be sent to the CPU.
0	TXFSR	R/W	0	Transmit FIFO Service Request
				When clear, this bit causes the transmit FIFO service request interrupt to be masked and not sent to the CPU.
				When set, this bit allows the transmit FIFO service request interrupt to


be sent to the CPU.

Register 15: I²S Raw Interrupt Status (I2SRIS), offset 0xC14

This register reads the unmasked interrupt status.

I2S Raw Interrupt Status (I2SRIS)

Base 0x4005.4000 Offset 0xC14 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	RXRE	RO	0	Receive FIFO Read Error
				When set, this bit indicates that a receive FIFO read error interrupt has occurred.
				When clear, this bit indicates that no interrupt has occurred.
				This bit is cleared by setting the ${\tt RXRE}$ bit in the <code>I2SIC</code> register.
4	RXFSR	RO	0	Receive FIFO Service Request
				When set, this bit indicates that a receive FIFO service request interrupt has occurred.
				When clear, this bit indicates that no interrupt has occurred.
				This bit is cleared when the level in the receive FIFO has risen to a value greater than the value programmed in the ${\tt LIMIT}$ field in the <code>I2SRXLIMIT</code> register.
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	TXWE	RO	0	Transmit FIFO Write Error
				When set, this bit indicates that a transmit FIFO write error interrupt has

occurred.

When clear, this bit indicates that no interrupt has occurred.

This bit is cleared by setting the \mathtt{TXWE} bit in the I2SIC register.

Bit/Field	Name	Туре	Reset	Description
0	TXFSR	RO	0	Transmit FIFO Service Request
				When set, this bit indicates that a transmit FIFO service request interrupt has occurred.
				When clear, this bit indicates that no interrupt has occurred.
				This bit is cleared when the level in the transmit FIFO has fallen to a value less than the value programmed in the LIMIT field in the I2STXLIMIT register.


Register 16: I²S Masked Interrupt Status (I2SMIS), offset 0xC18

This register reads the masked interrupt status. The mask is defined in the **I2SIM** register.

I2S Masked Interrupt Status (I2SMIS)

Base 0x4005.4000

Offset 0xC18
Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	RXRE	RO	0	Receive FIFO Read Error
				When set, this bit indicates that a receive FIFO read error interrupt has occurred and has been sent to the CPU.
				When clear, this bit indicates that no interrupt has occurred or that the interrupt is masked.
4	RXFSR	RO	0	Receive FIFO Service Request
				When set, this bit indicates that a receive FIFO service request interrupt has occurred and has been sent to the CPU.
				When clear, this bit indicates that no interrupt has occurred or that the interrupt is masked.
3:2	reserved	RO	0s0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	TXWE	RO	0	Transmit FIFO Write Error
				When set, this bit indicates that a transmit FIFO write error interrupt has occurred and has been sent to the CPU.
				When clear, this bit indicates that no interrupt has occurred or that the interrupt is masked.
0	TXFSR	RO	0	Transmit FIFO Service Request
				When set, this bit indicates that a transmit FIFO service request interrupt has occurred and has been sent to the CPU.

interrupt is masked.


When clear, this bit indicates that no interrupt has occurred or that the

Register 17: I²S Interrupt Clear (I2SIC), offset 0xC1C

Setting a bit in this register clears the corresponding interrupt.

I2S Interrupt Clear (I2SIC)

Base 0x4005.4000 Offset 0xC1C Type WO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:6	reserved	WO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	RXRE	WO	0	Receive FIFO Read Error
				When set, this bit clears the receive FIFO read error interrupt bit (RXRE) in the $\textbf{I2SRIS}$ register.
4:2	reserved	WO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	TXWE	WO	0	Transmit FIFO Write Error
				When set, this bit clears the transmit FIFO write error interrupt bit (TXWE) in the $\textbf{I2SRIS}$ register.
0	reserved	WO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

18 Controller Area Network (CAN) Module


Controller Area Network (CAN) is a multicast, shared serial bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically-noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, it is also used in many embedded control applications (such as industrial and medical). Bit rates up to 1 Mbps are possible at network lengths less than 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500 meters).

Each Stellaris® CAN controller supports the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps
- 32 message objects with individual identifier masks
- Maskable interrupt
- Disable Automatic Retransmission mode for Time-Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation
- Programmable FIFO mode enables storage of multiple message objects
- Gluelessly attaches to an external CAN transceiver through the CANnTX and CANnRX signals

18.1 Block Diagram

Figure 18-1. CAN Controller Block Diagram



18.2 Functional Description

The Stellaris[®] CAN controller conforms to the CAN protocol version 2.0 (parts A and B). Message transfers that include data, remote, error, and overload frames with an 11-bit identifier (standard) or a 29-bit identifier (extended) are supported. Transfer rates can be programmed up to 1 Mbps.

The CAN module consists of three major parts:

- CAN protocol controller and message handler
- Message memory
- CAN register interface

A data frame contains data for transmission, whereas a remote frame contains no data and is used to request the transmission of a specific message object. The CAN data/remote frame is constructed as shown in Figure 18-2 on page 679.




Figure 18-2. CAN Data/Remote Frame

The protocol controller transfers and receives the serial data from the CAN bus and passes the data on to the message handler. The message handler then loads this information into the appropriate message object based on the current filtering and identifiers in the message object memory. The message handler is also responsible for generating interrupts based on events on the CAN bus.

The message object memory is a set of 32 identical memory blocks that hold the current configuration, status, and actual data for each message object. These are accessed via either of the CAN message object register interfaces.

The message memory is not directly accessible in the Stellaris[®] memory map, so the Stellaris[®] CAN controller provides an interface to communicate with the message memory via two CAN interface register sets for communicating with the message objects. As there is no direct access to the message object memory, these two interfaces must be used to read or write to each message object. The two message object interfaces allow parallel access to the CAN controller message objects when multiple objects may have new information that must be processed. In general, one interface is used for transmit data and one for receive data.

18.2.1 Initialization

To use the CAN controller, the peripheral clock must be enabled using the **RCGC0** register (see page 158). In addition, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register. See page 179. To find out which GPIO port to enable, refer to Table 25-5 on page 991.

Software initialization is started by setting the INIT bit in the **CAN Control (CANCTL)** register (with software or by a hardware reset) or by going bus-off, which occurs when the transmitter's error counter exceeds a count of 255. While INIT is set, all message transfers to and from the CAN bus are stopped and the CANnTX signal is held High. Entering the initialization state does not change

the configuration of the CAN controller, the message objects, or the error counters. However, some configuration registers are only accessible while in the initialization state.

To initialize the CAN controller, set the CAN Bit Timing (CANBIT) register and configure each message object. If a message object is not needed, label it as not valid by clearing the MSGVAL bit in the CAN IFn Arbitration 2 (CANIFnARB2) register. Otherwise, the whole message object must be initialized, as the fields of the message object may not have valid information, causing unexpected results. Both the INIT and CCE bits in the CANCTL register must be set in order to access the CANBIT register and the CAN Baud Rate Prescaler Extension (CANBRPE) register to configure the bit timing. To leave the initialization state, the INIT bit must be cleared. Afterwards, the internal Bit Stream Processor (BSP) synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits (indicating a bus idle condition) before it takes part in bus activities and starts message transfers. Message object initialization does not require the CAN to be in the initialization state and can be done on the fly. However, message objects should all be configured to particular identifiers or set to not valid before message transfer starts. To change the configuration of a message object during normal operation, clear the MSGVAL bit in the CANIFnARB2 register to indicate that the message object is not valid during the change. When the configuration is completed, set the MSGVAL bit again to indicate that the message object is once again valid.

18.2.2 Operation

There are two sets of CAN Interface Registers (**CANIF1x** and **CANIF2x**), which are used to access the message objects in the Message RAM. The CAN controller coordinates transfers to and from the Message RAM to and from the registers. The two sets are independent and identical and can be used to queue transactions. Generally, one interface is used to transmit data and one is used to receive data.

Once the CAN module is initialized and the INIT bit in the **CANCTL** register is cleared, the CAN module synchronizes itself to the CAN bus and starts the message transfer. As each message is received, it goes through the message handler's filtering process, and if it passes through the filter, is stored in the message object specified by the MNUM bit in the **CAN IFn Command Request (CANIFnCRQ)** register. The whole message (including all arbitration bits, data-length code, and eight data bytes) is stored in the message object. If the Identifier Mask (the MSK bits in the **CAN IFn Mask 1** and **CAN IFn Mask 2 (CANIFnMSKn)** registers) is used, the arbitration bits that are masked to "don't care" may be overwritten in the message object.

The CPU may read or write each message at any time via the CAN Interface Registers. The message handler guarantees data consistency in case of concurrent accesses.

The transmission of message objects is under the control of the software that is managing the CAN hardware. These can be message objects used for one-time data transfers, or permanent message objects used to respond in a more periodic manner. Permanent message objects have all arbitration and control set up, and only the data bytes are updated. At the start of transmission, the appropriate TXRQST bit in the CAN Transmission Request n (CANTXRQn) register and the NEWDAT bit in the CAN New Data n (CANNWDAn) register are set. If several transmit messages are assigned to the same message object (when the number of message objects is not sufficient), the whole message object has to be configured before the transmission of this message is requested.

The transmission of any number of message objects may be requested at the same time; they are transmitted according to their internal priority, which is based on the message identifier (MNUM) for the message object, with 1 being the highest priority and 32 being the lowest priority. Messages may be updated or set to not valid any time, even when their requested transmission is still pending. The old data is discarded when a message is updated before its pending transmission has started.

Depending on the configuration of the message object, the transmission of a message may be requested autonomously by the reception of a remote frame with a matching identifier.

Transmission can be automatically started by the reception of a matching remote frame. To enable this mode, set the RMTEN bit in the **CAN IFn Message Control (CANIFnMCTL)** register. A matching received remote frame causes the TXRQST bit to be set and the message object automatically transfers its data or generates an interrupt indicating a remote frame was requested. This can be strictly a single message identifier, or it can be a range of values specified in the message object. The CAN mask registers, **CANIFnMSKn**, configure which groups of frames are identified as remote frame requests. The UMASK bit in the **CANIFnMCTL** register enables the MSK bits in the **CANIFnMSKn** register to filter which frames are identified as a remote frame request. The MXTD bit in the **CANIFnMSK2** register should be set if a remote frame request is expected to be triggered by 29-bit extended identifiers.

18.2.3 Transmitting Message Objects

If the internal transmit shift register of the CAN module is ready for loading, and if there is no data transfer occurring between the CAN Interface Registers and message RAM, the valid message object with the highest priority that has a pending transmission request is loaded into the transmit shift register by the message handler and the transmission is started. The message object's NEWDAT bit in the **CANNWDAn** register is cleared. After a successful transmission, and if no new data was written to the message object since the start of the transmission, the TXRQST bit in the **CANTXRQn** register is cleared. If the CAN controller is set up to interrupt upon a successful transmission of a message object, (the TXIE bit in the **CAN IFn Message Control (CANIFnMCTL)** register is set), the INTPND bit in the **CANIFnMCTL** register is set after a successful transmission. If the CAN module has lost the arbitration or if an error occurred during the transmission, the message is re-transmitted as soon as the CAN bus is free again. If, meanwhile, the transmission of a message with higher priority has been requested, the messages are transmitted in the order of their priority.

18.2.4 Configuring a Transmit Message Object

The following steps illustrate how to configure a transmit message object.

- 1. In the CAN IFn Command Mask (CANIFnCMASK) register:
 - Set the WRNRD bit to specify a write to the CANIFnCMASK register; specify whether to transfer the IDMASK, DIR, and MXTD of the message object into the CAN IFn registers using the MASK bit
 - Specify whether to transfer the ID, DIR, XTD, and MSGVAL of the message object into the interface registers using the ARB bit
 - Specify whether to transfer the control bits into the interface registers using the CONTROL bit
 - Specify whether to clear the INTPND bit in the CANIFnMCTL register using the CLRINTPND bit
 - Specify whether to clear the NEWDAT bit in the CANNWDAn register using the NEWDAT bit
 - Specify which bits to transfer using the DATAA and DATAB bits
- 2. In the **CANIFnMSK1** register, use the MSK[15:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[15:0] in this register are used for bits [15:0] of the 29-bit message identifier and are not used for an 11-bit

- identifier. A value of 0x00 enables all messages to pass through the acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the **CANIFnMCTL** register.
- 3. In the CANIFnMSK2 register, use the MSK[12:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[12:0] are used for bits [28:16] of the 29-bit message identifier; whereas MSK[12:2] are used for bits [10:0] of the 11-bit message identifier. Use the MXTD and MDIR bits to specify whether to use XTD and DIR for acceptance filtering. A value of 0x00 enables all messages to pass through the acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 4. For a 29-bit identifier, configure ID[15:0] in the CANIFnARB1 register to are used for bits [15:0] of the message identifier and ID[12:0] in the CANIFnARB2 register to are used for bits [28:16] of the message identifier. Set the XTD bit to indicate an extended identifier; set the DIR bit to indicate transmit; and set the MSGVAL bit to indicate that the message object is valid.
- 5. For an 11-bit identifier, disregard the **CANIFNARB1** register and configure ID[12:2] in the **CANIFNARB2** register to are used for bits [10:0] of the message identifier. Clear the XTD bit to indicate a standard identifier; set the DIR bit to indicate transmit; and set the MSGVAL bit to indicate that the message object is valid.
- 6. In the **CANIFnMCTL** register:
 - Optionally set the UMASK bit to enable the mask (MSK, MXTD, and MDIR specified in the CANIFnMSK1 and CANIFnMSK2 registers) for acceptance filtering
 - Optionally set the TXIE bit to enable the INTPND bit to be set after a successful transmission
 - Optionally set the RMTEN bit to enable the TXRQST bit to be set upon the reception of a matching remote frame allowing automatic transmission
 - Set the EOB bit for a single message object;
 - Set the DLC[3:0] field to specify the size of the data frame. Take care during this configuration not to set the NEWDAT, MSGLST, INTPND or TXRQST bits.
- 7. Load the data to be transmitted into the CAN IFn Data (CANIFnDA1, CANIFnDA2, CANIFnDB1, CANIFnDB2) or (CANIFnDATAA and CANIFnDATAB) registers. Byte 0 of the CAN data frame is stored in DATA[7:0] in the CANIFnDA1 register.
- 8. Program the number of the message object to be transmitted in the MNUM field in the CAN IFn Command Request (CANIFnCRQ) register.
- 9. When everything is properly configured, set the TXRQST bit in the **CANIFNMCTL** register. Once this bit is set, the message object is available to be transmitted, depending on priority and bus availability. Note that setting the RMTEN bit in the **CANIFNMCTL** register can also start message transmission if a matching remote frame has been received.

18.2.5 Updating a Transmit Message Object

The CPU may update the data bytes of a Transmit Message Object any time via the CAN Interface Registers and neither the MSGVAL bit in the CANIFnARB2 register nor the TXRQST bits in the CANIFnMCTL register have to be cleared before the update.

Even if only some of the data bytes are to be updated, all four bytes of the corresponding **CANIFnDAn/CANIFnDBn** register have to be valid before the content of that register is transferred to the message object. Either the CPU must write all four bytes into the **CANIFnDAn/CANIFnDBn** register or the message object is transferred to the **CANIFnDAn/CANIFnDBn** register before the CPU writes the new data bytes.

In order to only update the data in a message object, the WRNRD, DATAA and DATAB bits in the **CANIFnMSKn** register are set, followed by writing the updated data into **CANIFnDA1**, **CANIFnDA2**, **CANIFnDB1**, and **CANIFnDB2** registers, and then the number of the message object is written to the MNUM field in the **CAN IFn Command Request (CANIFnCRQ)** register. To begin transmission of the new data as soon as possible, set the TXROST bit in the **CANIFnMSKn** register.

To prevent the clearing of the TXRQST bit in the **CANIFnMCTL** register at the end of a transmission that may already be in progress while the data is updated, the NEWDAT and TXRQST bits have to be set at the same time in the **CANIFnMCTL** register. When these bits are set at the same time, NEWDAT is cleared as soon as the new transmission has started.

18.2.6 Accepting Received Message Objects

When the arbitration and control field (the ID and XTD bits in the **CANIFnARB2** and the RMTEN and DLC[3:0] bits of the **CANIFnMCTL** register) of an incoming message is completely shifted into the CAN controller, the message handling capability of the controller starts scanning the message RAM for a matching valid message object. To scan the message RAM for a matching message object, the controller uses the acceptance filtering programmed through the mask bits in the **CANIFnMSKn** register and enabled using the UMASK bit in the **CANIFnMCTL** register. Each valid message object, starting with object 1, is compared with the incoming message to locate a matching message object in the message RAM. If a match occurs, the scanning is stopped and the message handler proceeds depending on whether it is a data frame or remote frame that was received.

18.2.7 Receiving a Data Frame

The message handler stores the message from the CAN controller receive shift register into the matching message object in the message RAM. The data bytes, all arbitration bits, and the DLC bits are all stored into the corresponding message object. In this manner, the data bytes are connected with the identifier even if arbitration masks are used. The NEWDAT bit of the CANIFnMCTL register is set to indicate that new data has been received. The CPU should clear this bit when it reads the message object to indicate to the controller that the message has been received, and the buffer is free to receive more messages. If the CAN controller receives a message and the NEWDAT bit is already set, the MSGLST bit in the CANIFnMCTL register is set to indicate that the previous data was lost. If the system requires an interrupt upon successful reception of a frame, the RXIE bit of the CANIFnMCTL register should be set. In this case, the INTPND bit of the same register is set, causing the CANINT register to point to the message object that just received a message. The TXRQST bit of this message object should be cleared to prevent the transmission of a remote frame.

18.2.8 Receiving a Remote Frame

A remote frame contains no data, but instead specifies which object should be transmitted. When a remote frame is received, three different configurations of the matching message object have to be considered:

Со	nfiguration in CANIFnMCTL	Description
	DIR = 1 (direction = transmit); programmed in the CANIFnARB2 register RMTEN = 1 (set the TXRQST bit of the CANIFnMCTL register at reception of the frame to enable transmission) UMASK = 1 or 0	At the reception of a matching remote frame, the TXRQST bit of this message object is set. The rest of the message object remains unchanged, and the controller automatically transfers the data in the message object as soon as possible.
	DIR = 1 (direction = transmit); programmed in the CANIFnARB2 register RMTEN = 0 (do not change the TXRQST bit of the CANIFnMCTL register at reception of the frame) UMASK = 0 (ignore mask in the CANIFnMSKn register)	At the reception of a matching remote frame, the TXRQST bit of this message object remains unchanged, and the remote frame is ignored. This remote frame is disabled, the data is not transferred and there is no indication that the remote frame ever happened.
-	DIR = 1 (direction = transmit); programmed in the CANIFnARB2 register RMTEN = 0 (do not change the TXRQST bit of the CANIFnMCTL register at reception of the frame) UMASK = 1 (use mask (MSK, MXTD, and MDIR in the CANIFnMSKn register) for acceptance filtering)	At the reception of a matching remote frame, the <code>TXRQST</code> bit of this message object is cleared. The arbitration and control field (<code>ID+XTD+RMTEN+DLC</code>) from the shift register is stored into the message object in the message RAM and the <code>NEWDAT</code> bit of this message object is set. The data field of the message object remains unchanged; the remote frame is treated similar to a received data frame. This is useful for a remote data request from another CAN device for which the Stellaris controller does not have readily available data. The software must fill the data and answer the frame manually.

18.2.9 Receive/Transmit Priority

The receive/transmit priority for the message objects is controlled by the message number. Message object 1 has the highest priority, while message object 32 has the lowest priority. If more than one transmission request is pending, the message objects are transmitted in order based on the message object with the lowest message number. This should not be confused with the message identifier as that priority is enforced by the CAN bus. This means that if message object 1 and message object 2 both have valid messages that need to be transmitted, message object 1 will always be transmitted first regardless of the message identifier in the message object itself.

18.2.10 Configuring a Receive Message Object

The following steps illustrate how to configure a receive message object.

- 1. Program the **CAN IFn Command Mask (CANIFnCMASK)** register as described in the "Configuring a Transmit Message Object" on page 681 section, except that the WRNRD bit is set to specify a write to the message RAM.
- 2. Program the **CANIFnMSK1** and **CANIFnMSK2** registers as described in the "Configuring a Transmit Message Object" on page 681 section to configure which bits are used for acceptance filtering. Note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the **CANIFnMCTL** register.
- 3. In the **CANIFnMSK2** register, use the MSK[12:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[12:0] are used for bits [28:16] of the 29-bit message identifier; whereas MSK[12:2] are used for bits [10:0] of the 11-bit message identifier. Use the MXTD and MDIR bits to specify whether to use XTD and DIR for acceptance filtering. A value of 0x00 enables all messages to pass through the

acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the **CANIFNMCTL** register.

- 4. Program the **CANIFNARB1** and **CANIFNARB2** registers as described in the "Configuring a Transmit Message Object" on page 681 section to program XTD and ID bits for the message identifier to be received; set the MSGVAL bit to indicate a valid message; and clear the DIR bit to specify receive.
- 5. In the CANIFnMCTL register:
 - Optionally set the UMASK bit to enable the mask (MSK, MXTD, and MDIR specified in the CANIFnMSK1 and CANIFnMSK2 registers) for acceptance filtering
 - Optionally set the RXIE bit to enable the INTPND bit to be set after a successful reception
 - Clear the RMTEN bit to leave the TXRQST bit unchanged
 - Set the EOB bit for a single message object
 - Set the DLC[3:0] field to specify the size of the data frame

Take care during this configuration not to set the NEWDAT, MSGLST, INTPND or TXRQST bits.

6. Program the number of the message object to be received in the MNUM field in the CAN IFn Command Request (CANIFnCRQ) register. Reception of the message object begins as soon as a matching frame is available on the CAN bus.

When the message handler stores a data frame in the message object, it stores the received Data Length Code and eight data bytes in the **CANIFnDA1**, **CANIFnDA2**, **CANIFnDB1**, and **CANIFnDB2** register. Byte 0 of the CAN data frame is stored in DATA[7:0] in the **CANIFnDA1** register. If the Data Length Code is less than 8, the remaining bytes of the message object are overwritten by unspecified values.

The CAN mask registers can be used to allow groups of data frames to be received by a message object. The CAN mask registers, **CANIFnMSKn**, configure which groups of frames are received by a message object. The UMASK bit in the **CANIFnMCTL** register enables the MSK bits in the **CANIFnMSKn** register to filter which frames are received. The MXTD bit in the **CANIFnMSK2** register should be set if only 29-bit extended identifiers are expected by this message object.

18.2.11 Handling of Received Message Objects

The CPU may read a received message any time via the CAN Interface registers because the data consistency is guaranteed by the message handler state machine.

Typically, the CPU first writes 0x007F to the **CANIFnCMSK** register and then writes the number of the message object to the **CANIFnCRQ** register. That combination transfers the whole received message from the message RAM into the Message Buffer registers (**CANIFnMSKn**, **CANIFnARBn**, and **CANIFnMCTL**). Additionally, the NEWDAT and INTPND bits are cleared in the message RAM, acknowledging that the message has been read and clearing the pending interrupt generated by this message object.

If the message object uses masks for acceptance filtering, the **CANIFnARBn** registers show the full, unmasked ID for the received message.

The NEWDAT bit in the **CANIFNMCTL** register shows whether a new message has been received since the last time this message object was read. The MSGLST bit in the **CANIFNMCTL** register shows whether more than one message has been received since the last time this message object

was read. MSGLST is not automatically cleared, and should be cleared by software after reading its status.

Using a remote frame, the CPU may request new data from another CAN node on the CAN bus. Setting the TXRQST bit of a receive object causes the transmission of a remote frame with the receive object's identifier. This remote frame triggers the other CAN node to start the transmission of the matching data frame. If the matching data frame is received before the remote frame could be transmitted, the TXRQST bit is automatically reset. This prevents the possible loss of data when the other device on the CAN bus has already transmitted the data slightly earlier than expected.

18.2.11.1 Configuration of a FIFO Buffer

With the exception of the EOB bit in the **CANIFnMCTL** register, the configuration of receive message objects belonging to a FIFO buffer is the same as the configuration of a single receive message object (see "Configuring a Receive Message Object" on page 684). To concatenate two or more message objects into a FIFO buffer, the identifiers and masks (if used) of these message objects have to be programmed to matching values. Due to the implicit priority of the message objects, the message object with the lowest message object number is the first message object in a FIFO buffer. The EOB bit of all message objects of a FIFO buffer except the last one must be cleared. The EOB bit of the last message object of a FIFO buffer is set, indicating it is the last entry in the buffer.

18.2.11.2 Reception of Messages with FIFO Buffers

Received messages with identifiers matching to a FIFO buffer are stored starting with the message object with the lowest message number. When a message is stored into a message object of a FIFO buffer, the NEWDAT of the **CANIFNMCTL** register bit of this message object is set. By setting NEWDAT while EOB is clear, the message object is locked and cannot be written to by the message handler until the CPU has cleared the NEWDAT bit. Messages are stored into a FIFO buffer until the last message object of this FIFO buffer is reached. If none of the preceding message objects has been released by clearing the NEWDAT bit, all further messages for this FIFO buffer will be written into the last message object of the FIFO buffer and therefore overwrite previous messages.

18.2.11.3 Reading from a FIFO Buffer

When the CPU transfers the contents of a message object from a FIFO buffer by writing its number to the **CANIFnCRQ** register, the TXRQST and CLRINTPND bits in the **CANIFnCMSK** register should be set such that the NEWDAT and INTPEND bits in the **CANIFnMCTL** register are cleared after the read. The values of these bits in the **CANIFnMCTL** register always reflect the status of the message object before the bits are cleared. To assure the correct function of a FIFO buffer, the CPU should read out the message objects starting with the message object with the lowest message number. Figure 18-3 on page 687 shows how a set of message objects which are concatenated to a FIFO Buffer can be handled by the CPU.




Figure 18-3. Message Objects in a FIFO Buffer

18.2.12 Handling of Interrupts

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding their chronological order. The status interrupt has the highest priority. Among the message interrupts, the message object's interrupt with the lowest message number has the highest priority. A message interrupt is cleared by clearing the message object's INTPND bit in the **CANIFNMCTL** register or by reading the **CAN Status (CANSTS)** register. The status Interrupt is cleared by reading the **CANSTS** register.

The interrupt identifier INTID in the **CANINT** register indicates the cause of the interrupt. When no interrupt is pending, the register reads as 0x0000. If the value of the INTID field is different from 0, then there is an interrupt pending. If the IE bit is set in the **CANCTL** register, the interrupt line to the CPU is active. The interrupt line remains active until the INTID field is 0, meaning that all interrupt sources have been cleared (the cause of the interrupt is reset), or until IE is cleared, which disables interrupts from the CAN controller.

The INTID field of the **CANINT** register points to the pending message interrupt with the highest interrupt priority. The SIE bit in the **CANCTL** register controls whether a change of the RXOK, TXOK, and LEC bits in the **CANSTS** register can cause an interrupt. The EIE bit in the **CANCTL**register controls whether a change of the BOFF and EWARN bits in the **CANSTS** register can cause an interrupt. The IE bit in the **CANCTL** register controls whether any interrupt from the CAN controller actually generates an interrupt to the microcontroller's interrupt controller. The **CANINT** register is updated even when the IE bit in the **CANCTL** register is clear, but the interrupt will not be indicated to the CPU.

A value of 0x8000 in the **CANINT** register indicates that an interrupt is pending because the CAN module has updated, but not necessarily changed, the **CANSTS** register, indicating that either an error or status interrupt has been generated. A write access to the **CANSTS** register can clear the RXOK, TXOK, and LEC bits in that same register; however, the only way to clear the source of a status interrupt is to read the **CANSTS** register.

There are two ways to determine the source of an interrupt during interrupt handling. The first is to read the INTID bit in the **CANINT** register to determine the highest priority interrupt that is pending, and the second is to read the **CAN Message Interrupt Pending (CANMSGnINT)** register to see all of the message objects that have pending interrupts.

An interrupt service routine reading the message that is the source of the interrupt may read the message and clear the message object's INTPND bit at the same time by setting the CLRINTPND bit in the **CANIFICMSK** register. Once the INTPND bit has been cleared, the **CANINT** register contains the message number for the next message object with a pending interrupt.

18.2.13 Test Mode

A Test Mode is provided, which allows various diagnostics to be performed. Test Mode is entered by setting the TEST bit CANCTL register. Once in Test Mode, the TX[1:0], LBACK, SILENT and BASIC bits in the CAN Test (CANTST) register can be used to put the CAN controller into the various diagnostic modes. The RX bit in the CANTST register allows monitoring of the CANNRX signal. All CANTST register functions are disabled when the TEST bit is cleared.

18.2.13.1 Silent Mode

Silent Mode can be used to analyze the traffic on a CAN bus without affecting it by the transmission of dominant bits (Acknowledge Bits, Error Frames). The CAN Controller is put in Silent Mode setting the SILENT bit in the **CANTST** register. In Silent Mode, the CAN controller is able to receive valid data frames and valid remote frames, but it sends only recessive bits on the CAN bus and it cannot start a transmission. If the CAN Controller is required to send a dominant bit (ACK bit, overload flag,

or active error flag), the bit is rerouted internally so that the CAN Controller monitors this dominant bit, although the CAN bus remains in recessive state.

18.2.13.2 Loopback Mode

Loopback mode is useful for self-test functions. In Loopback Mode, the CAN Controller internally routes the CANnTX signal on to the CANnRX signal and treats its own transmitted messages as received messages and stores them (if they pass acceptance filtering) into the message buffer. The CAN Controller is put in Loopback Mode by setting the LBACK bit in the **CANTST** register. To be independent from external stimulation, the CAN Controller ignores acknowledge errors (a recessive bit sampled in the acknowledge slot of a data/remote frame) in Loopback Mode. The actual value of the CANNRX signal is disregarded by the CAN Controller. The transmitted messages can be monitored on the CANnTX signal.

18.2.13.3 Loopback Combined with Silent Mode

Loopback Mode and Silent Mode can be combined to allow the CAN Controller to be tested without affecting a running CAN system connected to the CANnTX and CANnRX signals. In this mode, the CANnRX signal is disconnected from the CAN Controller and the CANnTX signal is held recessive. This mode is enabled by setting both the LBACK and SILENT bits in the **CANTST** register.

18.2.13.4 Basic Mode

Basic Mode allows the CAN Controller to be operated without the Message RAM. In Basic Mode, The CANIF1 registers are used as the transmit buffer. The transmission of the contents of the IF1 registers is requested by setting the BUSY bit of the **CANIF1CRQ** register. The CANIF1 registers are locked while the BUSY bit is set. The BUSY bit indicates that a transmission is pending. As soon the CAN bus is idle, the CANIF1 registers are loaded into the shift register of the CAN Controller and transmission is started. When the transmission has completed, the BUSY bit is cleared and the locked CANIF1 registers are released. A pending transmission can be aborted at any time by clearing the BUSY bit in the **CANIF1CRQ** register while the CANIF1 registers are locked. If the CPU has cleared the BUSY bit, a possible retransmission in case of lost arbitration or an error is disabled.

The CANIF2 Registers are used as a receive buffer. After the reception of a message, the contents of the shift register is stored into the CANIF2 registers, without any acceptance filtering. Additionally, the actual contents of the shift register can be monitored during the message transfer. Each time a read message object is initiated by setting the BUSY bit of the CANIF2CRQ register, the contents of the shift register are stored into the CANIF2 registers.

In Basic Mode, all message-object-related control and status bits and of the control bits of the **CANIFnCMSK** registers are not evaluated. The message number of the **CANIFnCRQ** registers is also not evaluated. In the **CANIF2MCTL** register, the NEWDAT and MSGLST bits retain their function, the DLC[3:0] field shows the received DLC, the other control bits are cleared.

Basic Mode is enabled by setting the BASIC bit in the CANTST register.

18.2.13.5 Transmit Control

Software can directly override control of the CANnTX signal in four different ways.

- CANnTX is controlled by the CAN Controller
- The sample point is driven on the CANnTX signal to monitor the bit timing
- CANnTX drives a low value

CANnTX drives a high value

The last two functions, combined with the readable CAN receive pin CANnRX, can be used to check the physical layer of the CAN bus.

The Transmit Control function is enabled by programming the $\mathtt{TX[1:0]}$ field in the **CANTST** register. The three test functions for the CANnTX signal interfere with all CAN protocol functions. $\mathtt{TX[1:0]}$ must be cleared when CAN message transfer or Loopback Mode, Silent Mode, or Basic Mode are selected.

18.2.14 Bit Timing Configuration Error Considerations

Even if minor errors in the configuration of the CAN bit timing do not result in immediate failure, the performance of a CAN network can be reduced significantly. In many cases, the CAN bit synchronization amends a faulty configuration of the CAN bit timing to such a degree that only occasionally an error frame is generated. In the case of arbitration, however, when two or more CAN nodes simultaneously try to transmit a frame, a misplaced sample point may cause one of the transmitters to become error passive. The analysis of such sporadic errors requires a detailed knowledge of the CAN bit synchronization inside a CAN node and of the CAN nodes' interaction on the CAN bus.

18.2.15 Bit Time and Bit Rate

The CAN system supports bit rates in the range of lower than 1 Kbps up to 1000 Kbps. Each member of the CAN network has its own clock generator. The timing parameter of the bit time can be configured individually for each CAN node, creating a common bit rate even though the CAN nodes' oscillator periods may be different.

Because of small variations in frequency caused by changes in temperature or voltage and by deteriorating components, these oscillators are not absolutely stable. As long as the variations remain inside a specific oscillator's tolerance range, the CAN nodes are able to compensate for the different bit rates by periodically resynchronizing to the bit stream.

According to the CAN specification, the bit time is divided into four segments (see Figure 18-4 on page 691): the Synchronization Segment, the Propagation Time Segment, the Phase Buffer Segment 1, and the Phase Buffer Segment 2. Each segment consists of a specific, programmable number of time quanta (see Table 18-1 on page 691). The length of the time quantum (t_q), which is the basic time unit of the bit time, is defined by the CAN controller's system clock (fsys) and the Baud Rate Prescaler (BRP):

$$t_q = BRP / fsys$$

The CAN module's system clock fsys is the frequency of its CAN module clock input.

The Synchronization Segment Sync_Seg is that part of the bit time where edges of the CAN bus level are expected to occur; the distance between an edge that occurs outside of Sync_Seg and the Sync_Seg is called the *phase error* of that edge.

The Propagation Time Segment Prop_Seg is intended to compensate for the physical delay times within the CAN network.

The Phase Buffer Segments Phase_Seg1 and Phase_Seg2 surround the Sample Point.

The (Re-)Synchronization Jump Width (SJW) defines how far a resynchronization may move the Sample Point inside the limits defined by the Phase Buffer Segments to compensate for edge phase errors.

A given bit rate may be met by different bit-time configurations, but for the proper function of the CAN network, the physical delay times and the oscillator's tolerance range have to be considered.

Figure 18-4. CAN Bit Time




Table 18-1. CAN Protocol Ranges^a

Parameter	Range	Remark
BRP	[1 32]	Defines the length of the time quantum t _q
Sync_Seg	1 t _q	Fixed length, synchronization of bus input to system clock
Prop_Seg	[1 8] t _q	Compensates for the physical delay times
Phase_Seg1	[1 8] t _q	May be lengthened temporarily by synchronization
Phase_Seg2	[1 8] t _q	May be shortened temporarily by synchronization
SJW	[1 4] t _q	May not be longer than either Phase Buffer Segment

a. This table describes the minimum programmable ranges required by the CAN protocol.

The bit timing configuration is programmed in two register bytes in the **CANBIT** register. The sum of Prop_Seg and Phase_Seg1 (as TSEG1) is combined with Phase_Seg2 (as TSEG2) in one byte, and SJW and BRP are combined in the other byte.

In these bit timing registers, the four components TSEG1, TSEG2, SJW, and BRP have to be programmed to a numerical value that is one less than its functional value; so instead of values in the range of [1..n], values in the range of [0..n-1] are programmed. That way, for example, SJW (functional range of [1..4]) is represented by only two bits. Therefore, the length of the bit time is (programmed values):

```
[TSEG1 + TSEG2 + 3] \times t<sub>q</sub> or (functional values):
```

[Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2] \times t_q

The data in the **CANBIT** register is the configuration input of the CAN protocol controller. The baud rate prescaler (configured by the BRP field) defines the length of the time quantum, the basic time unit of the bit time; the bit timing logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time.

The processing of the bit time, the calculation of the position of the sample point, and occasional synchronizations are controlled by the CAN controller and are evaluated once per time quantum.

The CAN controller translates messages to and from frames. It generates and discards the enclosing fixed format bits, inserts and extracts stuff bits, calculates and checks the CRC code, performs the error management, and decides which type of synchronization is to be used. It is evaluated at the sample point and processes the sampled bus input bit. The time after the sample point that is needed to calculate the next bit to be sent (that is, the data bit, CRC bit, stuff bit, error flag, or idle) is called the information processing time (IPT).

The IPT is application-specific but may not be longer than 2 t_q ; the CAN's IPT is 0 t_q . Its length is the lower limit of the programmed length of Phase_Seg2. In case of synchronization, Phase_Seg2 may be shortened to a value less than IPT, which does not affect bus timing.

18.2.16 Calculating the Bit Timing Parameters

Usually, the calculation of the bit timing configuration starts with a required bit rate or bit time. The resulting bit time (1/bit rate) must be an integer multiple of the system clock period.

The bit time may consist of 4 to 25 time quanta. Several combinations may lead to the required bit time, allowing iterations of the following steps.

The first part of the bit time to be defined is the $Prop_Seg$. Its length depends on the delay times measured in the system. A maximum bus length as well as a maximum node delay has to be defined for expandable CAN bus systems. The resulting time for $Prop_Seg$ is converted into time quanta (rounded up to the nearest integer multiple of tg).

The $Sync_Seg$ is 1 t_q long (fixed), which leaves (bit time - $Prop_Seg$ - 1) t_q for the two Phase Buffer Segments. If the number of remaining t_q is even, the Phase Buffer Segments have the same length, that is, $Phase_Seg2$ = $Phase_Seg1$, else $Phase_Seg2$ = $Phase_Seg1$ + 1.

The minimum nominal length of Phase_Seg2 has to be regarded as well. Phase_Seg2 may not be shorter than the CAN controller's IPT, which is t_{α} .

The length of the synchronization jump width is set to its maximum value, which is the minimum of 4 and Phase_Seg1.

The oscillator tolerance range necessary for the resulting configuration is calculated by the formula given below:

$$(1 - df) \times fnom \leq fosc \leq (1 + df) \times fnom$$

where:

- df = Maximum tolerance of oscillator frequency
- fosc = Actual oscillator frequency
- fnom = Nominal oscillator frequency

Maximum frequency tolerance must take into account the following formulas:

$$df \leq \frac{(Phase_Seg1, Phase_Seg2) \min}{2 \times (13 \times tbit - Phase_Seg2)}$$
$$df \max = 2 \times df \times fnom$$

where:

- Phase_Seg1 and Phase_Seg2 are from Table 18-1 on page 691
- tbit = Bit Time
- dfmax = Maximum difference between two oscillators

If more than one configuration is possible, that configuration allowing the highest oscillator tolerance range should be chosen.

CAN nodes with different system clocks require different configurations to come to the same bit rate. The calculation of the propagation time in the CAN network, based on the nodes with the longest delay times, is done once for the whole network.

The CAN system's oscillator tolerance range is limited by the node with the lowest tolerance range.

The calculation may show that bus length or bit rate have to be decreased or that the oscillator frequencies' stability has to be increased in order to find a protocol-compliant configuration of the CAN bit timing.

18.2.16.1 Example for Bit Timing at High Baud Rate

In this example, the frequency of CAN clock is 25 MHz, and the bit rate is 1 Mbps.

```
\rm t_q 200 ns = (BRP + 1)/CAN Clock delay of bus driver 50 ns delay of receiver circuit 30 ns delay of bus line (40m) 220 ns tProp 400 ns = 2 \times tq tSJW 200 ns = 1 \times tq tTSeg1 600 ns = tProp + tSJW tTSeg2 200 ns = (Information Processing Time + 1) \times tq tSync-Seg 200 ns = 1 \times tq bit time 1000 ns = tSync-Seg + tTSeg1 + tTSeg2
```

In the above example, the bit field values for the **CANBIT** register are: TSEG2=1, TSEG1=2, SJW=0 and BRP=3. This makes the final value programmed into the **CANBIT** register = 0x3FC0.

18.2.16.2 Example for Bit Timing at Low Baud Rate

In this example, the frequency of the CAN clock is 50 MHz, and the bit rate is 100 Kbps.

```
t_q 500 ns = (BRP + 1)/CAN clock delay of bus driver 200 ns delay of receiver circuit 80 ns delay of bus line (40m) 220 ns tProp 4.5 \mus = 9 \times t_q tSJW 2 \mus = 4 \times t_q tTSeg1 6.5 \mus = tProp + tSJW tTSeg2 3 \mus = (Information Processing Time + 6) \times t_q tSync-Seg 500 ns = 1 \times t_q bit time 10 \mus = tSync-Seg + tTSeg1 + tTSeg2
```

In the above example, the bit field values for the **CANBIT** register are: TSEG2=5, TSEG1=12, SJW =3 and BRP=24. This makes the final value programmed into the **CANBIT** register = 0x5CD8.

18.3 Register Map

Table 18-2 on page 694 lists the registers. All addresses given are relative to the CAN base address of:

CAN0: 0x4004.0000CAN1: 0x4004.1000

Note that the CAN controller clock must be enabled before the registers can be programmed (see page 158).

Table 18-2. CAN Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	CANCTL	R/W	0x0000.0001	CAN Control	696
0x004	CANSTS	R/W	0x0000.0000	CAN Status	698
0x008	CANERR	RO	0x0000.0000	CAN Error Counter	701
0x00C	CANBIT	R/W	0x0000.2301	CAN Bit Timing	702
0x010	CANINT	RO	0x0000.0000	CAN Interrupt	704
0x014	CANTST	R/W	0x0000.0000	CAN Test	705
0x018	CANBRPE	R/W	0x0000.0000	CAN Baud Rate Prescaler Extension	707
0x020	CANIF1CRQ	R/W	0x0000.0001	CAN IF1 Command Request	708
0x024	CANIF1CMSK	R/W	0x0000.0000	CAN IF1 Command Mask	709
0x028	CANIF1MSK1	R/W	0x0000.FFFF	CAN IF1 Mask 1	711
0x02C	CANIF1MSK2	R/W	0x0000.FFFF	CAN IF1 Mask 2	712
0x030	CANIF1ARB1	R/W	0x0000.0000	CAN IF1 Arbitration 1	713
0x034	CANIF1ARB2	R/W	0x0000.0000	CAN IF1 Arbitration 2	714
0x038	CANIF1MCTL	R/W	0x0000.0000	CAN IF1 Message Control	716
0x03C	CANIF1DA1	R/W	0x0000.0000	CAN IF1 Data A1	718
0x040	CANIF1DA2	R/W	0x0000.0000	CAN IF1 Data A2	718
0x044	CANIF1DB1	R/W	0x0000.0000	CAN IF1 Data B1	718
0x048	CANIF1DB2	R/W	0x0000.0000	CAN IF1 Data B2	718
0x080	CANIF2CRQ	R/W	0x0000.0001	CAN IF2 Command Request	708
0x084	CANIF2CMSK	R/W	0x0000.0000	CAN IF2 Command Mask	709
0x088	CANIF2MSK1	R/W	0x0000.FFFF	CAN IF2 Mask 1	711
0x08C	CANIF2MSK2	R/W	0x0000.FFFF	CAN IF2 Mask 2	712
0x090	CANIF2ARB1	R/W	0x0000.0000	CAN IF2 Arbitration 1	713
0x094	CANIF2ARB2	R/W	0x0000.0000	CAN IF2 Arbitration 2	714
0x098	CANIF2MCTL	R/W	0x0000.0000	CAN IF2 Message Control	716

Offset	Name	Туре	Reset	Description	See page
0x09C	CANIF2DA1	R/W	0x0000.0000	CAN IF2 Data A1	718
0x0A0	CANIF2DA2	R/W	0x0000.0000	CAN IF2 Data A2	718
0x0A4	CANIF2DB1	R/W	0x0000.0000	CAN IF2 Data B1	718
0x0A8	CANIF2DB2	R/W	0x0000.0000	CAN IF2 Data B2	718
0x100	CANTXRQ1	RO	0x0000.0000	CAN Transmission Request 1	719
0x104	CANTXRQ2	RO	0x0000.0000	CAN Transmission Request 2	719
0x120	CANNWDA1	RO	0x0000.0000	CAN New Data 1	720
0x124	CANNWDA2	RO	0x0000.0000	CAN New Data 2	720
0x140	CANMSG1INT	RO	0x0000.0000	CAN Message 1 Interrupt Pending	721
0x144	CANMSG2INT	RO	0x0000.0000	CAN Message 2 Interrupt Pending	721
0x160	CANMSG1VAL	RO	0x0000.0000	CAN Message 1 Valid	722
0x164	CANMSG2VAL	RO	0x0000.0000	CAN Message 2 Valid	722

18.4 CAN Register Descriptions

The remainder of this section lists and describes the CAN registers, in numerical order by address offset. There are two sets of Interface Registers that are used to access the Message Objects in the Message RAM: **CANIF1x** and **CANIF2x**. The function of the two sets are identical and are used to queue transactions.

Register 1: CAN Control (CANCTL), offset 0x000

This control register initializes the module and enables test mode and interrupts.

The bus-off recovery sequence (see CAN Specification Rev. 2.0) cannot be shortened by setting or clearing INIT. If the device goes bus-off, it sets INIT, stopping all bus activities. Once INIT has been cleared by the CPU, the device then waits for 129 occurrences of Bus Idle (129 * 11 consecutive High bits) before resuming normal operations. At the end of the bus-off recovery sequence, the Error Management Counters are reset.


During the waiting time after INIT is cleared, each time a sequence of 11 High bits has been monitored, a BITERROR0 code is written to the **CANSTS** register (the LEC field = 0x5), enabling the CPU to readily check whether the CAN bus is stuck Low or continuously disturbed, and to monitor the proceeding of the bus-off recovery sequence.

CAN Control (CANCTL)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x000

Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	TEST	R/W	0	Test Mode Enable
				0: Normal operation
				1: Test mode
6	CCE	R/W	0	Configuration Change Enable
				0: Do not allow write access to the CANBIT register.
				1: Allow write access to the CANBIT register if the INIT bit is 1.
5	DAR	R/W	0	Disable Automatic-Retransmission
				0: Auto-retransmission of disturbed messages is enabled.
				1: Auto-retransmission is disabled.
4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	EIE	R/W	0	Error Interrupt Enable
				0: Disabled. No error status interrupt is generated.
				1: Enabled. A change in the ${\tt BOFF}$ or ${\tt EWARN}$ bits in the <code>CANSTS</code> register generates an interrupt.
2	SIE	R/W	0	Status Interrupt Enable
				0: Disabled. No status interrupt is generated.
				1: Enabled. An interrupt is generated when a message has successfully been transmitted or received, or a CAN bus error has been detected. A change in the TXOK, RXOK or LEC bits in the CANSTS register generates an interrupt.
1	IE	R/W	0	CAN Interrupt Enable
				0: Interrupts disabled.
				1: Interrupts enabled.
0	INIT	R/W	1	Initialization
				0: Normal operation.
				1: Initialization started.

Register 2: CAN Status (CANSTS), offset 0x004

The status register contains information for interrupt servicing such as Bus-Off, error count threshold, and error types.

The LEC field holds the code that indicates the type of the last error to occur on the CAN bus. This field is cleared when a message has been transferred (reception or transmission) without error. The unused error code 7 may be written by the CPU to manually set this field to an invalid error so that it can be checked for a change later.

An error interrupt is generated by the BOFF and EWARN bits and a status interrupt is generated by the RXOK, TXOK, and LEC bits, if the corresponding enable bits in the **CAN Control (CANCTL)** register are set. A change of the EPASS bit or a write to the RXOK, TXOK, or LEC bits does not generate an interrupt.


Reading the **CAN Status (CANSTS)** register clears the **CAN Interrupt (CANINT)** register, if it is pending.

CAN Status (CANSTS)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x004

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	BOFF	RO	0	Bus-Off Status
				0: CAN controller is not in bus-off state.
				1: CAN controller is in bus-off state.
6	EWARN	RO	0	Warning Status
				0: Both error counters are below the error warning limit of 96.
				1: At least one of the error counters has reached the error warning limit of 96 .
5	EPASS	RO	0	Error Passive
				0: The CAN module is in the Error Active state, that is, the receive or transmit error count is less than or equal to 127.

1: The CAN module is in the Error Passive state, that is, the receive or

transmit error count is greater than 127.

Bit/Field	Name	Type	Reset	Description
4	RXOK	R/W	0	Received a Message Successfully
				0: Since this bit was last cleared, no message has been successfully received.
				1: Since this bit was last cleared, a message has been successfully received, independent of the result of the acceptance filtering.
				This bit is never cleared by the CAN module.
3	TXOK	R/W	0	Transmitted a Message Successfully
				0: Since this bit was last cleared, no message has been successfully transmitted.
				1: Since this bit was last cleared, a message has been successfully transmitted error-free and acknowledged by at least one other node.
				This bit is never cleared by the CAN module.

Bit/Field	Name	Type	Reset	Description
2:0	LEC	R/W	0x0	Last Error Code

This is the type of the last error to occur on the CAN bus.

Value Definition 0x0 No Error 0x1 Stuff Error

More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed.

0x2 Format Error

A fixed format part of the received frame has the wrong format.

0x3 ACK Error

The message transmitted was not acknowledged by another node.

0x4 Bit 1 Error

When a message is transmitted, the CAN controller monitors the data lines to detect any conflicts. When the arbitration field is transmitted, data conflicts are a part of the arbitration protocol. When other frame fields are transmitted, data conflicts are considered errors.

A Bit 1 Error indicates that the device wanted to send a High level (logical 1) but the monitored bus value was Low (logical 0).

0x5 Bit 0 Error

A Bit 0 Error indicates that the device wanted to send a Low level (logical 0), but the monitored bus value was High (logical 1)

During bus-off recovery, this status is set each time a sequence of 11 High bits has been monitored. This enables the CPU to monitor the proceeding of the bus-off recovery sequence without any disturbances to the bus.

0x6 CRC Error

The CRC checksum was incorrect in the received message, indicating that the calculated value received did not match the calculated CRC of the data.

0x7 Unused

When the LEC bit shows this value, no CAN bus event was detected since the CPU wrote this value to LEC.

Register 3: CAN Error Counter (CANERR), offset 0x008

This register contains the error counter values, which can be used to analyze the cause of an error.

CAN Error Counter (CANERR)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x008 Type RO, reset 0x0000.0000

7:0

TEC

RO

0x00

Type	110, 1636	, 0x0000	.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'	1				' '	rese	erved I			'			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RP		ı		REC		1					TE	C		ı	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	31:16		Nam	ved	Ty R	0	Reset 0x0000	Soft com pres	served a	with futu cross a r	ure produ ead-mod	ucts, the	value of	a reserv		vide nould be
	15		RF	,	R	O	0	Red	eived Er	ror Pass	ive					
								0: T less	he Rece s).	ive Error	counter	is below	the Erro	or Passiv	ve level	(127 or
									he Rece reater).	ive Error	counter	has read	ched the	Error Pa	assive le	vel (128
	14:8		RE	С	R	0	0x00	Red	eive Erro	or Count	er					

State of the transmit error counter (0 to 255).

Transmit Error Counter

State of the receiver error counter (0 to 127).

Register 4: CAN Bit Timing (CANBIT), offset 0x00C


This register is used to program the bit width and bit quantum. Values are programmed to the system clock frequency. This register is write-enabled by setting the CCE and INIT bits in the **CANCTL** register. See "Bit Time and Bit Rate" on page 690 for more information.

CAN Bit Timing (CANBIT)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x00C

Type R/W, reset 0x0000.2301



Bit/Field	Name	Type	Reset	Description
31:15	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14:12	TSEG2	R/W	0x2	Time Segment after Sample Point
				0x00-0x07: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
				So, for example, a reset value of 0x2 defines that there is 3 (2+1) bit time quanta defined for Phase_Seg2 (see Figure 18-4 on page 691). The bit time quanta is defined by the BRP field.
11:8	TSEG1	R/W	0x3	Time Segment Before Sample Point
				0x00-0x0F: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
				So, for example, the reset value of 0x3 defines that there is 4 (3+1) bit time quanta defined for $Phase_Seg1$ (see Figure 18-4 on page 691). The bit time quanta is define by the BRP field.
7:6	SJW	R/W	0x0	(Re)Synchronization Jump Width
				0.00 0.00 The establishmentation by the bandward of this value is

0x00-0x03: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.

During the start of frame (SOF), if the CAN controller detects a phase error (misalignment), it can adjust the length of ${\tt TSEG2}$ or ${\tt TSEG1}$ by the value in ${\tt SJW}$. So the reset value of 0 adjusts the length by 1 bit time quanta.

Bit/Field	Name	Type	Reset	Description
5:0	BRP	R/W	0x1	Baud Rate Prescaler
				The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quantum.
				0x00-0x03F: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
				BRP defines the number of CAN clock periods that make up 1 bit time quanta, so the reset value is 2 bit time quanta (1+1).
				The CANBRPE register can be used to further divide the bit time.

Register 5: CAN Interrupt (CANINT), offset 0x010

This register indicates the source of the interrupt.

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding the order in which the interrupts occurred. An interrupt remains pending until the CPU has cleared it. If the <code>INTID</code> field is not 0x0000 (the default) and the <code>IE</code> bit in the **CANCTL** register is set, the interrupt is active. The interrupt line remains active until the <code>INTID</code> field is cleared by reading the **CANSTS** register, or until the <code>IE</code> bit in the **CANCTL** register is cleared.


Note: Reading the CAN Status (CANSTS) register clears the CAN Interrupt (CANINT) register, if it is pending.

CAN Interrupt (CANINT)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x010

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	INTID	RO	0x0000	Interrupt Identifier

The number in this field indicates the source of the interrupt.

Value Definition

0x0000 No interrupt pending

0x0001-0x0020 Number of the message object that caused the

interrupt

0x0021-0x7FFF Unused

0x8000 Status Interrupt

0x8001-0xFFFF Unused


Register 6: CAN Test (CANTST), offset 0x014

This is the test mode register for self-test and external pin access. It is write-enabled by setting the TEST bit in the **CANCTL** register. Different test functions may be combined, however, CAN transfers will be affected if the TX bits in this register are not zero.

CAN Test (CANTST)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x014

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	RX	RO	0	Receive Observation
				Displays the value on the CANnRx pin.
6:5	TX	R/W	0x0	Transmit Control
				Overrides control of the CANnTx pin.
				Value Description
				0x0 CANnTx is controlled by the CAN module; default operation
				0x1 The sample point is driven on the CANnTx signal. This mode is useful to monitor bit timing.
				0x2 CANnTx drives a low value. This mode is useful for checking the physical layer of the CAN bus.
				0x3 CANnTx drives a high value. This mode is useful for checking the physical layer of the CAN bus.
4	LBACK	R/W	0	Loopback Mode
				0: Disabled.
				1: Enabled. In loopback mode, the data from the transmitter is routed into the receiver. Any data on the receive input is ignored.
3	SILENT	R/W	0	Silent Mode
				Do not transmit data; monitor the bus. Also known as Bus Monitor mode.

0: Disabled. 1: Enabled.

Bit/Field	Name	Type	Reset	Description
2	BASIC	R/W	0	Basic Mode
				0: Disabled.
				1: Use CANIF1 registers as transmit buffer, and use CANIF2 registers as receive buffer.
1:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 7: CAN Baud Rate Prescaler Extension (CANBRPE), offset 0x018


This register is used to further divide the bit time set with the BRP bit in the CANBIT register. It is write-enabled by setting the CCE bit in the **CANCTL** register.

CAN Baud Rate Prescaler Extension (CANBRPE)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x018

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	BRPE	R/W	0x0	Baud Rate Prescaler Extension


0x00-0x0F: Extend the BRP bit in the CANBIT register to values up to 1023. The actual interpretation by the hardware is one more than the value programmed by BRPE (MSBs) and BRP (LSBs).

Register 8: CAN IF1 Command Request (CANIF1CRQ), offset 0x020 Register 9: CAN IF2 Command Request (CANIF2CRQ), offset 0x080

A message transfer is started as soon as there is a write of the message object number to the MNUM field when the TXRQST bit in the **CANIF1MCTL** register is set. With this write operation, the BUSY bit is automatically set to indicate that a transfer between the CAN Interface Registers and the internal message RAM is in progress. After a wait time of 3 to 6 CAN_CLK periods, the transfer between the interface register and the message RAM completes, which then clears the BUSY bit.

CAN IF1 Command Request (CANIF1CRQ)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x020 Type R/W, reset 0x0000.0001



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	BUSY	RO	0	Busy Flag
				0: Cleared when read/write action has finished.
				1: Set when a write occurs to the message number in this register.
14:6	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:0	MNUM	R/W	0x01	Message Number

Selects one of the 32 message objects in the message RAM for data transfer. The message objects are numbered from 1 to 32.

Value Description

0x00 0 is not a valid message number; it is interpreted as 0x20,

or object 32.

0x01-0x20 Indicates specified message object 1 to 32.

0x21-0x3F Not a valid message number; values are shifted and it is

interpreted as 0x01-0x1F.

Register 10: CAN IF1 Command Mask (CANIF1CMSK), offset 0x024 Register 11: CAN IF2 Command Mask (CANIF2CMSK), offset 0x084

Reading the Command Mask registers provides status for various functions. Writing to the Command Mask registers specifies the transfer direction and selects which buffer registers are the source or target of the data transfer.

Note that when a read from the message object buffer occurs when the WRNRD bit is clear and the CLRINTPND and/or NEWDAT bits are set, the interrupt pending and/or new data flags in the message object buffer are cleared.

CAN IF1 Command Mask (CANIF1CMSK)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x024

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'				'	'	rese	rved			'				
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved									MASK	ARB	CONTROL	CLRINTPND	NEWDAT / TXRQST	DATAA	DATAB
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	WRNRD	R/W	0	Write, Not Read
				Transfer the message object address specified by the CAN Command Request (CANIFnCRQ) register to the CAN message buffer registers.
				Note: Interrupt pending and new data conditions in the message buffer can be cleared by reading from the buffer (WRNRD = 0) when the CLRINTPND and/or NEWDAT bits are set.
6	MASK	R/W	0	Access Mask Bits
				0: Mask bits unchanged.
				1: Transfer IDMASK + DIR + MXTD of the message object into the Interface registers.
5	ARB	R/W	0	Access Arbitration Bits
				0: Arbitration bits unchanged.
				1: Transfer ID + DIR + XTD + MSGVAL of the message object into the Interface registers.
4	CONTROL	R/W	0	Access Control Bits
				0: Control bits unchanged.

registers.

1: Transfer control bits from the CANIFnMCTL register into the Interface

Bit/Field	Name	Туре	Reset	Description
3	CLRINTPND	R/W	0	Clear Interrupt Pending Bit
				If WRNRD is set, this bit controls whether the INTPND bit in the CANIFnMCTL register is changed.
				0: The ${\tt INTPND}$ bit in the message object remains unchanged.
		1: 1		1: The INTPND bit is cleared in the message object.
				If WRNRD is clear and this bit is clear, the interrupt pending status is transferred from the message buffer into the CANIFNMCTL register.
				If WRNRD is clear and this bit is set, the interrupt pending status is cleared in the message buffer. Note that the value of this bit that is transferred to the CANIFnMCTL register always reflects the status of the bits before clearing.
2	NEWDAT / TXRQST	R/W	0	NEWDAT / TXRQST Bit
				If WRNRD is set, this bit can act as a TXRQST bit and request a transmission. Note that when this bit is set, the TXRQST bit in the CANIFnMCTL register is ignored.
				0: Transmission is not requested
				1: Begin a transmission
				If \mathtt{WRNRD} is clear and this bit is clear, the value of the new data status is transferred from the message buffer into the <code>CANIFnMCTL</code> register.
				If WRNRD is clear and this bit is set, the new data status is cleared in the message buffer. Note that the value of this bit that is transferred to the CANIFnMCTL register always reflects the status of the bits before clearing.
1	DATAA	R/W	0	Access Data Byte 0 to 3
				When wrnrd = 1:
				0: Data bytes 0-3 are unchanged.
				1: Transfer data bytes 0-3 in message object to CANIFnDA1 and CANIFnDA2 .
				When wrnrd = 0:
				0: Data bytes 0-3 are unchanged.
				1: Transfer data bytes 0-3 in CANIFnDA1 and CANIFnDA2 to the message object.
0	DATAB	R/W	0	Access Data Byte 4 to 7
				When wrnrd = 1:
				0: Data bytes 4-7 are unchanged.
				1: Transfer data bytes 4-7 in message object to CANIFnDB1 and CANIFnDB2 .
				When WRNRD = 0:
				0: Data bytes 4-7 are unchanged.
				1: Transfer data bytes 4-7 in CANIFnDB1 and CANIFnDB2 to the message object.


Register 12: CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028 Register 13: CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088

The mask information provided in this register accompanies the data (CANIFnDAn), arbitration information (CANIFnARBn), and control information (CANIFnMCTL) to the message object in the message RAM. The mask is used with the ID bit in the CANIFnARBn register for acceptance filtering. Additional mask information is contained in the CANIFnMSK2 register.

CAN IF1 Mask 1 (CANIF1MSK1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x028

Type R/W, reset 0x0000.FFFF



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	MSK	R/W	0xFFFF	Identifier Mask

When using a 29-bit identifier, these bits are used for bits [15:0] of the ID. The MSK field in the **CANIFnMSK2** register are used for bits [28:16] of the ID. When using an 11-bit identifier, these bits are ignored.

0: The corresponding identifier field (${ t ID}$) in the message object cannot inhibit the match in acceptance filtering.

1: The corresponding identifier field (${\tt ID}$) is used for acceptance filtering.

Register 14: CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C Register 15: CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C

This register holds extended mask information that accompanies the CANIFnMSK1 register.

CAN IF1 Mask 2 (CANIF1MSK2)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x02C Type R/W, reset 0x0000.FFFF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			' '				'	rese	erved		'			1		
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MXTD	MDIR	reserved				1	ı	1	MSK	ı	ı	1	I	1	1
Type	R/W	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	0	0	0	0	0	1	1	1	1	1	1	1	1

Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15	MXTD	R/W	0x1	Mask Extended Identifier
				0: The extended identifier bit (XTD in the CANIFnARB2 register) has no effect on the acceptance filtering.
				1: The extended identifier bit XTD is used for acceptance filtering.
14	MDIR	R/W	0x1	Mask Message Direction
				0: The message direction bit (DIR in the CANIFnARB2 register) has no effect for acceptance filtering.
				1: The message direction bit DIR is used for acceptance filtering.
13	reserved	RO	0x1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12:0	MSK	R/W	0xFF	Identifier Mask

When using a 29-bit identifier, these bits are used for bits [28:16] of the ID. The \mathtt{MSK} field in the **CANIFnMSK1** register are used for bits [15:0] of the ID. When using an 11-bit identifier, $\mathtt{MSK}[12:2]$ are used for bits [10:0] of the ID.

0: The corresponding identifier field (ID) in the message object cannot inhibit the match in acceptance filtering.


1: The corresponding identifier field (${ t ID}$) is used for acceptance filtering.

Register 16: CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030 Register 17: CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090

These registers hold the identifiers for acceptance filtering.

CAN IF1 Arbitration 1 (CANIF1ARB1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x030 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	ID	R/W	0x0000	Message Identifier

This bit field is used with the ID field in the **CANIFnARB2** register to create the message identifier.

When using a 29-bit identifier, bits 15:0 of the **CANIFnARB1** register are [15:0] of the ID, while bits 12:0 of the **CANIFnARB2** register are [28:16] of the ID.

When using an 11-bit identifier, these bits are not used.

Register 18: CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034 Register 19: CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094

These registers hold information for acceptance filtering.

CAN IF1 Arbitration 2 (CANIF1ARB2)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x034 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MSGVAL	XTD	DIR		I				i .	ID			l .			'
Type Reset	R/W 0															

set	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	е	Тур	e	Reset	Desc	ription							
;	31:16		reserv	ed	RC)	0x0000	comp	atibility	ould not i with futu cross a re	ıre produ	icts, the	value of	a reserv		vide nould be
	15		MSGV	AL	R/V	٧	0	Mess	sage Val	id						
								0: Th	e messa	age obje	ct is igno	ored by t	he mess	age har	ndler.	
										age obje ndler wit				to be c	onsidere	ed by the
								initial The I are n in the	lization a MSGVAL nodified CANIF		re cleari also be message egisters	ng the I cleared object is the XTD	NIT bit i before a s no long and DIR	n the CA iny of the jer requi	ANCTL red following the control of t	egister.
	14		XTD	ı	R/V	٧	0	Exte	nded Ide	entifier						
								0: Ar	11-bit S	Standard	Identifie	er is used	d for this	messag	je object	
								1: A	29-bit Ex	xtended	Identifie	r is used	for this	message	e object.	
	13		DIR		R/V	٧	0	Mess	sage Dir	ection						

- 0: Receive. When the TXRQST bit in the **CANIFnMCTL** register is set, a remote frame with the identifier of this message object is received. On reception of a data frame with matching identifier, that message is stored in this message object.
- 1: Transmit. When the <code>TXRQST</code> bit in the **CANIFnMCTL** register is set, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the <code>TXRQST</code> bit of this message object is set (if <code>RMTEN=1</code>).

Bit/Field	Name	Туре	Reset	Description
12:0	ID	R/W	0x000	Message Identifier
				This bit field is used with the ID field in the CANIFnARB2 register to create the message identifier.
				When using a 29-bit identifier, $ID[15:0]$ of the CANIFnARB1 register are [15:0] of the ID, while these bits, $ID[12:0]$, are [28:16] of the ID.
				When using an 11-bit identifier, ${\tt ID[12:2]}$ are used for bits [10:0] of the ID. The ${\tt ID}$ field in the CANIFnARB1 register is ignored.

Register 20: CAN IF1 Message Control (CANIF1MCTL), offset 0x038 Register 21: CAN IF2 Message Control (CANIF2MCTL), offset 0x098

24

This register holds the control information associated with the message object to be sent to the Message RAM.

CAN IF1 Message Control (CANIF1MCTL)

28

26

25

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x038

Type R/W, reset 0x0000.0000

					'			rese	rved		'					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NEWDAT	MSGLST	INTPND	UMASK	TXIE	RXIE	RMTEN	TXRQST	EOB		reserved			DL	_C	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
. 10001	ŭ	ŭ	Ü	Ü	Ü	ŭ	Ü	Ü	Ü	ŭ	Ü	Ü	ŭ	Ü	Ü	Ü
E	Bit/Field		Nam	e	Туј	ре	Reset	Des	cription							
	31:16		reserv	ed .	R	0	0x0000	com	patibility	with fut	rely on thure produced	icts, the	value of	a reserv		
	15		NEWE	DAT	R/	W	0	New	Data							
								obje			been writ ge handle					
											dler or thage objec		nas writte	en new d	ata into	the data
	14		MSGLST		R/W		0	Mes	sage Lo	st						
								0 : N CPL		age was	lost sinc	e the las	st time th	is bit wa	s cleare	d by the
										•	idler store CPU ha		•	_	nis objec	t when
										-	for messa ter clear (-		n the DII	R bit in th	ne
	13		INTPI	ND	R/	W	0	Inter	rupt Per	nding						
								0: TI	nis mess	age obj	ect is not	the sou	rce of ar	n interrup	ot.	
								iden	tifier in t	ne CAN	ect is the INT regis ipt source	ter point	ts to this	messag		
	12		UMAS	SK	R/	W	0	Use	Accepta	ince Ma	sk					
								0: M	ask igno	red.						
									se mask icceptan	•	XTD, and ng.	MDIR bi	ts in the	CANIFn	MSKn re	egisters)

Bit/Field	Name	Туре	Reset	Description
11	TXIE	R/W	0	Transmit Interrupt Enable
				0: The INTPND bit in the CANIFNMCTL register is unchanged after a successful transmission of a frame.
				1: The INTPND bit in the CANIFnMCTL register is set after a successful transmission of a frame.
10	RXIE	R/W	0	Receive Interrupt Enable
				0: The INTPND bit in the CANIFNMCTL register is unchanged after a successful reception of a frame.
				1: The INTPND bit in the CANIFnMCTL register is set after a successful reception of a frame.
9	RMTEN	R/W	0	Remote Enable
				0: At the reception of a remote frame, the TXRQST bit in the CANIFNMCTL register is left unchanged.
				1: At the reception of a remote frame, the TXRQST bit in the CANIFnMCTL register is set.
8	TXRQST	R/W	0	Transmit Request
				0: This message object is not waiting for transmission.
				1: The transmission of this message object is requested and is not yet done.
7	EOB	R/W	0	End of Buffer
				0: Message object belongs to a FIFO Buffer and is not the last message object of that FIFO Buffer.
				1: Single message object or last message object of a FIFO Buffer.
				This bit is used to concatenate two or more message objects (up to 32) to build a FIFO buffer. For a single message object (thus not belonging to a FIFO buffer), this bit must be set.
6:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	DLC	R/W	0x0	Data Length Code
				Value Description
				0x0-0x8 Specifies the number of bytes in the data frame.
				0x9-0xF Defaults to a data frame with 8 bytes.
				The DLC field in the CANIFnMCTL register of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it writes DLC to the value given by the received message.

Register 22: CAN IF1 Data A1 (CANIF1DA1), offset 0x03C

Register 23: CAN IF1 Data A2 (CANIF1DA2), offset 0x040

Register 24: CAN IF1 Data B1 (CANIF1DB1), offset 0x044

Register 25: CAN IF1 Data B2 (CANIF1DB2), offset 0x048

Register 26: CAN IF2 Data A1 (CANIF2DA1), offset 0x09C

Register 27: CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0

Register 28: CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4

Register 29: CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8


These registers contain the data to be sent or that has been received. In a CAN data frame, data byte 0 is the first byte to be transmitted or received and data byte 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte is transmitted first.

CAN IF1 Data A1 (CANIF1DA1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x03C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	DATA	R/W	0x0000	Data

The **CANIFnDA1** registers contain data bytes 1 and 0; **CANIFnDA2** data bytes 3 and 2; **CANIFnDB1** data bytes 5 and 4; and **CANIFnDB2** data bytes 7 and 6.


Register 30: CAN Transmission Request 1 (CANTXRQ1), offset 0x100 Register 31: CAN Transmission Request 2 (CANTXRQ2), offset 0x104

The **CANTXRQ1** and **CANTXRQ2** registers hold the TXRQST bits of the 32 message objects. By reading out these bits, the CPU can check which message object has a transmission request pending. The TXRQST bit of a specific message object can be changed by three sources: (1) the CPU via the **CANIFNMCTL** register, (2) the message handler state machine after the reception of a remote frame, or (3) the message handler state machine after a successful transmission.

The **CANTXRQ1** register contains the TXRQST bits of the first 16 message objects in the message RAM; the **CANTXRQ2** register contains the TXRQST bits of the second 16 message objects.

CAN Transmission Request 1 (CANTXRQ1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x100 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	TXRQST	RO	0x0000	Transmission Request Bits

^{0:} The corresponding message object is not waiting for transmission.

^{1:} The transmission of the corresponding message object is requested and is not yet done.


Register 32: CAN New Data 1 (CANNWDA1), offset 0x120 Register 33: CAN New Data 2 (CANNWDA2), offset 0x124

The **CANNWDA1** and **CANNWDA2** registers hold the NEWDAT bits of the 32 message objects. By reading these bits, the CPU can check which message object has its data portion updated. The NEWDAT bit of a specific message object can be changed by three sources: (1) the CPU via the **CANIFnMCTL** register, (2) the message handler state machine after the reception of a data frame, or (3) the message handler state machine after a successful transmission.

The **CANNWDA1** register contains the NEWDAT bits of the first 16 message objects in the message RAM; the **CANNWDA2** register contains the NEWDAT bits of the second 16 message objects.

CAN New Data 1 (CANNWDA1)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x120 Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	NEWDAT	RO	0x0000	New Data Bits

^{0:} No new data has been written into the data portion of the corresponding message object by the message handler since the last time this flag was cleared by the CPU.

^{1:} The message handler or the CPU has written new data into the data portion of the corresponding message object.

Register 34: CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140 Register 35: CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144

The **CANMSG1INT** and **CANMSG2INT** registers hold the INTPND bits of the 32 message objects. By reading these bits, the CPU can check which message object has an interrupt pending. The INTPND bit of a specific message object can be changed through two sources: (1) the CPU via the CANIFnMCTL register, or (2) the message handler state machine after the reception or transmission of a frame.

This field is also encoded in the **CANINT** register.

Type

Docot

The CANMSGIINT register contains the INTPND bits of the first 16 message objects in the message RAM; the CANMSG2INT register contains the INTPND bits of the second 16 message objects.

CAN Message 1 Interrupt Pending (CANMSG1INT)


Namo

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000

Offset 0x140

Dit/Eiold

Type RO, reset 0x0000.0000



Ditt icia	Name	Турс	reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	INTPND	RO	0x0000	Interrupt Pendina Bits

Description

0: The corresponding message object is not the source of an interrupt.

1: The corresponding message object is the source of an interrupt.

Register 36: CAN Message 1 Valid (CANMSG1VAL), offset 0x160 Register 37: CAN Message 2 Valid (CANMSG2VAL), offset 0x164


The **CANMSG1VAL** and **CANMSG2VAL** registers hold the MSGVAL bits of the 32 message objects. By reading these bits, the CPU can check which message object is valid. The message value of a specific message object can be changed with the **CANIFnMCTL** register.

The **CANMSG1VAL** register contains the MSGVAL bits of the first 16 message objects in the message RAM; the **CANMSG2VAL** register contains the MSGVAL bits of the second 16 message objects in the message RAM.

CAN Message 1 Valid (CANMSG1VAL)

CAN0 base: 0x4004.0000 CAN1 base: 0x4004.1000 Offset 0x160

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	MSGVAL	RO	0x0000	Message Valid Bits

^{0:} The corresponding message object is not configured and is ignored by the message handler.

^{1:} The corresponding message object is configured and should be considered by the message handler.

19 Ethernet Controller

The Stellaris[®] Ethernet Controller consists of a fully integrated media access controller (MAC) and network physical (PHY) interface. The Ethernet Controller conforms to *IEEE 802.3* specifications and fully supports 10BASE-T and 100BASE-TX standards.

The Stellaris[®] Ethernet Controller module has the following features:

- Conforms to the IEEE 802.3-2002 specification
 - 10BASE-T/100BASE-TX IEEE-802.3 compliant. Requires only a dual 1:1 isolation transformer interface to the line
 - 10BASE-T/100BASE-TX ENDEC, 100BASE-TX scrambler/descrambler
 - Full-featured auto-negotiation
- Multiple operational modes
 - Full- and half-duplex 100 Mbps
 - Full- and half-duplex 10 Mbps
 - Power-saving and power-down modes
- Highly configurable
 - Programmable MAC address
 - LED activity selection
 - Promiscuous mode support
 - CRC error-rejection control
 - User-configurable interrupts
- Physical media manipulation
 - MDI/MDI-X cross-over support through software assist
 - Register-programmable transmit amplitude
 - Automatic polarity correction and 10BASE-T signal reception
- IEEE 1588 Precision Time Protocol provides highly accurate time stamps for individual packets
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive
 - Receive channel request asserted on packet receipt
 - Transmit channel request asserted on empty transmit FIFO

19.1 Block Diagram

As shown in Figure 19-1 on page 724, the Ethernet Controller is functionally divided into two layers: the Media Access Controller (MAC) layer and the Network Physical (PHY) layer. These layers correspond to the OSI model layers 2 and 1. The CPU accesses the Ethernet Controller via the MAC layer. The MAC layer provides transmit and receive processing for Ethernet frames. The MAC layer also provides the interface to the PHY layer via an internal Media Independent Interface (MII). The PHY layer communicates with the Ethernet bus.

Figure 19-1. Ethernet Controller




Figure 19-2 on page 724 shows more detail of the internal structure of the Ethernet Controller and how the register set relates to various functions.

Interrupt Receive Transmit Pulse Interrupt TXOF Control Control Transmit Encoding Shaping MACRIS MACRCTL **FIFO** TXON MACIACK MACNP MACIM Collision Carrier Data MDIX Detect Sense Access RXIP MACDDATA RXIN Receive Clock Timer **Transmit** Receive Decodina Recovery Control Support **FIFO** MACTS MACTCTL MACTHR MACTR Media Independent Interface **Management Register Set** Auto MII MR1 MR2 Negotiation Control MR4 MR5 MR3 MACMCTL Individual MR6 MR16 MR17 MACMDV **XTALPPHY Address** MR27 MACMTXD MR29 MR30 Clock MACIA0 MACMRXD **XTALNPHY** MR31 Reference MACIA1 MACIX **MAC LED** LED0 MACLED LED1

Figure 19-2. Ethernet Controller Block Diagram

19.2 Functional Description

Note: A 12.4-k Ω resistor should be connected between the ERBIAS and ground. The 12.4-k Ω resistor should have a 1% tolerance and should be located in close proximity to the ERBIAS pin. Power dissipation in the resistor is low, so a chip resistor of any geometry may be used.

The functional description of the Ethernet Controller is discussed in the following sections.


19.2.1 MAC Operation

The following sections describe the operation of the MAC unit, including an overview of the Ethernet frame format, the MAC layer FIFOs, Ethernet transmission and reception options, packet timestamps, and LED indicators.

19.2.1.1 Ethernet Frame Format

Ethernet data is carried by Ethernet frames. The basic frame format is shown in Figure 19-3 on page 725.

Figure 19-3. Ethernet Frame



The seven fields of the frame are transmitted from left to right. The bits within the frame are transmitted from least to most significant bit.

Preamble

The Preamble field is used to synchronize with the received frame's timing. The preamble is 7 octets long.

Start Frame Delimiter (SFD)

The SFD field follows the preamble pattern and indicates the start of the frame. Its value is 1010.1011.

Destination Address (DA)

This field specifies destination addresses for which the frame is intended. The LSB (bit 16 of DA oct 1 in the frame, see Table 19-1 on page 727) of the DA determines whether the address is an individual (0), or group/multicast (1) address.

Source Address (SA)

The source address field identifies the station from which the frame was initiated.

Length/Type Field

The meaning of this field depends on its numeric value. This field can be interpreted as length or type code. The maximum length of the data field is 1500 octets. If the value of the Length/Type field is less than or equal to 1500 decimal, it indicates the number of MAC client data octets. If the value of this field is greater than or equal to 1536 decimal, then it is type interpretation. The meaning of the Length/Type field when the value is between 1500 and 1536 decimal is unspecified by the IEEE 802.3 standard. However, the Ethernet Controller assumes type interpretation if the

value of the Length/Type field is greater than 1500 decimal. The definition of the Type field is specified in the IEEE 802.3 standard. The first of the two octets in this field is most significant.

Data

The data field is a sequence of octets that is at least 46 in length, up to 1500 in length. Full data transparency is provided so any values can appear in this field. A minimum frame size of 46 octets is required to meet the IEEE standard. If the frame size is too small, the Ethernet Controller automatically appends extra bits (a pad), thus the pad can have a size of 0 to 46 octets. Data padding can be disabled by clearing the PADEN bit in the **Ethernet MAC Transmit Control** (MACTCTL) register.

For the Ethernet Controller, data sent/received can be larger than 1500 bytes without causing a Frame Too Long error. Instead, a FIFO overrun error is reported using the FOV bit in the **Ethernet MAC Raw Interrupt Status(MACRIS)** register when the frame received is too large to fit into the Ethernet Controller's 2K RAM.

Frame Check Sequence (FCS)

The frame check sequence carries the cyclic redundancy check (CRC) value. The CRC is computed over the destination address, source address, length/type, and data (including pad) fields using the CRC-32 algorithm. The Ethernet Controller computes the FCS value one nibble at a time. For transmitted frames, this field is automatically inserted by the MAC layer, unless disabled by clearing the CRC bit in the **MACTCTL** register. For received frames, this field is automatically checked. If the FCS does not pass, the frame is not placed in the RX FIFO, unless the FCS check is disabled by clearing the BADCRC bit in the **MACRCTL** register.

19.2.1.2 MAC Layer FIFOs

The Ethernet Controller is capable of simultaneous transmission and reception. This feature is enabled by setting the DUPLEX bit in the **MACTCTL** register.

For Ethernet frame transmission, a 2 KB transmit FIFO is provided that can be used to store a single frame. While the *IEEE 802.3 specification* limits the size of an Ethernet frame's payload section to 1500 Bytes, the Ethernet Controller places no such limit. The full buffer can be used, for a payload of up to 2032 bytes (as the first 16 bytes in the FIFO are reserved for destination address, source address and length/type information).

For Ethernet frame reception, a 2-KB receive FIFO is provided that can be used to store multiple frames, up to a maximum of 31 frames. If a frame is received, and there is insufficient space in the RX FIFO, an overflow error is indicated using the FOV bit in the **MACRIS** register.

For details regarding the TX and RX FIFO layout, refer to Table 19-1 on page 727. Please note the following difference between TX and RX FIFO layout. For the TX FIFO, the Data Length field in the first FIFO word refers to the Ethernet frame data payload, as shown in the 5th to nth FIFO positions. For the RX FIFO, the Frame Length field is the total length of the received Ethernet frame, including the Length/Type bytes and the FCS bits.

If FCS generation is disabled by clearing the CRC bit in the **MACTCTL** register, the last word in the TX FIFO must contain the FCS bytes for the frame that has been written to the FIFO.

Also note that if the length of the data payload section is not a multiple of 4, the FCS field is not be aligned on a word boundary in the FIFO. However, for the RX FIFO the beginning of the next frame is always on a word boundary.

Table 19-1. TX & RX FIFO Organization

FIFO Word Read/Write Sequence	Word Bit Fields	TX FIFO (Write)	RX FIFO (Read)				
1st	7:0	Data Length Least Significant Byte	Frame Length Least Significant Byte				
	15:8	Data Length Most Significant Byte	Frame Length Most Significant Byte				
	23:16	DA	oct 1				
	31:24	DA (oct 2				
2nd	7:0	DA	oct 3				
	15:8	DA	oct 4				
	23:16	DA	oct 5				
	31:24	DA	oct 6				
3rd	7:0	SA	oct 1				
	15:8	SA	SA oct 2				
	23:16	SA	SA oct 3				
	31:24	SA	oct 4				
4th	7:0	SA	oct 5				
	15:8	SA	SA oct 6				
	23:16	Len/Type Most	Significant Byte				
	31:24	Len/Type Least	Significant Byte				
5th to nth	7:0	data	oct n				
	15:8	data o	ct n+1				
	23:16	data o	ct n+2				
	31:24	data o	ct n+3				
last	7:0	FC	S 1				
	15:8	FC	S 2				
	23:16	FC	S 3				
	31:24	FC	S 4				

Note: If the CRC bit in the MACTCTL register is clear, the FCS bytes must be written with the correct CRC. If the CRC bit is set, the Ethernet Controller automatically writes the FCS bytes.

19.2.1.3 Ethernet Transmission Options

At the MAC layer, the transmitter can be configured for both full-duplex and half-duplex operation by using the <code>DUPLEX</code> bit in the **MACTCTL** register.

The Ethernet Controller automatically generates and inserts the Frame Check Sequence (FCS) at the end of the transmit frame when the CRC bit in the **MACTCTL** register is set. However, for test purposes, this feature can be disabled in order to generate a frame with an invalid CRC by clearing the CRC bit.

The *IEEE 802.3 specification* requires that the Ethernet frame payload section be a minimum of 46 bytes. The Ethernet Controller automatically pads the data section if the payload data section loaded into the FIFO is less than the minimum 46 bytes when the PADEN bit in the **MACTCTL** register is set. This feature can be disabled by clearing the PADEN bit.

The transmitter must be enabled by setting the TXEN bit in the TCTL register.

19.2.1.4 Ethernet Reception Options

The Ethernet Controller RX FIFO should be cleared during software initialization. The receiver should first be disabled by clearing the RXEN bit in the **Ethernet MAC Receive Control (MACRCTL)** register, then the FIFO can be cleared by setting the RSTFIFO bit in the **MACRCTL** register.

The receiver automatically rejects frames that contain bad CRC values in the FCS field. In this case, a Receive Error interrupt is generated and the receive data is lost. To accept all frames, clear the BADCRC bit in the **MACRCTL** register.

In normal operating mode, the receiver accepts only those frames that have a destination address that matches the address programmed into the **Ethernet MAC Individual Address 0 (MACIA0)** and **Ethernet MAC Individual Address 1 (MACIA1)** registers. However, the Ethernet receiver can also be configured for Promiscuous and Multicast modes by setting the PRMS and AMUL bits in the **MACRCTL** register.

19.2.1.5 Packet Timestamps

For applications requiring very high-precision synchronization packets, the Ethernet Controller provides a means of generating precision timestamps in support of the IEEE Precision Time Protocol (IEEE-1588). This feature is enabled by setting the TSEN bit in the **Ethernet MAC Timer Support (MATCS)** register. Note that when this feature is enabled, General-Purpose Timer 3 (GPT3) must be dedicated to the Ethernet Controller. GPT3 must be configured to 16-bit edge capture mode, see page 402. Timer A of GPT3 stores the receive time, and Timer B stores the transmit time. One other General-Purpose Timer can be set up as a 16-bit free-running timer to synchronize the receiver and transmitter timers and provide a timestamp with which to compare the timestamps stored in GPT3.

19.2.1.6 LED Indicators

The Ethernet Controller supports two LED signals that can be used to indicate various states of operation. These signals are mapped to the LED0 and LED1 pins. By default, these pins are configured as GPIO signals (PF3 and PF2). For the Ethernet Controller to drive these signals, they must be reconfigured to their hardware function. See "General-Purpose Input/Outputs (GPIOs)" on page 291 for additional details. The function of these pins is programmable using the **Ethernet MAC LED Encoding (MACLED)** register. Refer to page 753 for additional details on how to program these LED functions.

19.2.2 Internal MII Operation

For the MII management interface to function properly, the MDIO signal must be connected through a 10k Ω pull-up resistor to the +3.3 V supply. Failure to connect this pull-up resistor prevents management transactions on this internal MII to function. Note that it is possible for data transmission across the MII to still function since the PHY layer auto-negotiates the link parameters by default.

For the MII management interface to function properly, the internal clock must be divided down from the system clock to a frequency no greater than 2.5 MHz. The **Ethernet MAC Management Divider (MACMDV)** register contains the divider used for scaling down the system clock. See page 747 for more details about the use of this register.

19.2.3 PHY Operation

The Physical Layer (PHY) in the Ethernet Controller includes integrated ENDECs, scrambler/descrambler, dual-speed clock recovery, and full-featured auto-negotiation functions. The transmitter includes an on-chip pulse shaper and a low-power line driver. The receiver has an adaptive equalizer and a baseline restoration circuit required for accurate clock and data recovery.

The transceiver interfaces to Category-5 unshielded twisted pair (Cat-5 UTP) cabling for 100BASE-TX applications, and Category-3 unshielded twisted pair (Cat-3 UTP) for 10BASE-T applications. The Ethernet Controller is connected to the line media via dual 1:1 isolation transformers. No external filter is required.

19.2.3.1 Clock Selection

The Ethernet Controller has an on-chip crystal oscillator which can also be driven by an external oscillator. In this mode of operation, a 25-MHz crystal should be connected between the XTALPPHY and XTALNPHY pins. Alternatively, an external 25-MHz clock input can be connected to the XTALPPHY pin. In this mode of operation, a crystal is not required and the XTALNPHY pin must be tied to ground. See "Ethernet Controller" on page 1017 for more information regarding the specifications of the Ethernet Controller.

19.2.3.2 Auto-Negotiation

The Ethernet Controller supports the auto-negotiation functions of Clause 28 of the *IEEE 802.3* standard for 10/100 Mbps operation over copper wiring. This function is controlled via register settings. The auto-negotiation function is turned on by default, and the ANEGEN bit in the **Ethernet PHY Management Register 0 - Control (MR0)** is set after reset. Software can disable the auto-negotiation function by clearing the ANEGEN bit. The contents of the **Ethernet PHY Management Register - Auto-Negotiation Advertisement (MR4)** are reflected to the Ethernet Controller's link partner during auto-negotiation via fast-link pulse coding.

Once auto-negotiation is complete, the SPEED bit in the **Ethernet PHY Management Register 31** – **PHY Special Control/Status (MR31)** register reflects the actual speed. The AUTODONE bit in **MR31** is set to indicate that auto-negotiation is complete. Setting the RANEG bit in the **MR0** register also causes auto-negotiation to restart.

19.2.3.3 Polarity Correction

The Ethernet Controller is capable of automatic polarity reversal for 10BASE-T and auto-negotiation functions. The XPOL bit in the **Ethernet PHY Management Register 27 –Special Control/Status** (MR27) register is set to indicate the polarity has automatically been reversed.

19.2.3.4 MDI/MDI-X Configuration

The Ethernet Controller supports the MDI/MDI-X configuration as defined in *IEEE 802.3-2002* specification through software assistance. The MDI/MDI-X configuration eliminates the need for cross-over cables when connecting to another device, such as a hub. Software can implement the MDI/MDI-X configuration by using any available timer resource such as Systick (see "System Timer (SysTick)" on page 69 for more information) to implement this functionality. Once the Ethernet Controller has been configured and enabled, software should check to see if the LINK bit in the **Ethernet PHY Management Register 1 - Status (MR1)** has been set within approximately 60 ms; if not, set the EN bit of the **Ethernet PHY MDIX (MDIX)** register to switch the reverse the transmit and receive lines to the PHY layer.

19.2.4 Interrupts

The Ethernet Controller can generate an interrupt for one or more of the following conditions:

- A frame has been received into an empty RX FIFO
- A frame transmission error has occurred
- A frame has been transmitted successfully

- A frame has been received with inadequate room in the RX FIFO (overrun)
- A frame has been received with one or more error conditions (for example, FCS failed)
- An MII management transaction between the MAC and PHY layers has completed
- One or more of the following PHY layer conditions occurs:
 - Auto-Negotiate Complete
 - Remote Fault
 - Link Partner Acknowledge
 - Parallel Detect Fault
 - Page Received

Refer to Ethernet PHY Management Register 29 - Interrupt Source Flags (MR29) (see page 769) for additional details regarding PHY interrupts.

19.2.5 DMA Operation

The Ethernet peripheral provides request signals to the μ DMA controller, one for transmit and one for receive. There is a dedicated μ DMA channel for each. The request is a single type for both channels. Burst requests are not supported. The RX channel request is asserted when a packet is received while the TX channel request is asserted when the transmit FIFO becomes empty.

No special configuration is needed to enable the Ethernet peripheral for use with the µDMA controller.

Because the size of a received packet is not known until the header is examined, it is best to set up the initial μ DMA transfer to copy the first 4 words from the RX FIFO when the RX request occurs. This will include the packet length plus the Ethernet header. The μ DMA will then cause an interrupt when this transfer is complete. Upon entering the interrupt handler, the packet length in the FIFO and the Ethernet header will be in a buffer and can be examined. Once the packet length is known then another μ DMA transfer can be set up to transfer the remaining received packet payload from the FIFO into a buffer. This transfer should be initiated by software. Another interrupt will occur when this transfer is done.

Even though the TX channel will generate a TX empty request, the recommended way to handle μDMA transfers for transmitting packets is to set up the transfer from the buffer containing the packet to the transmit FIFO, and then to initiate the transfer with a software request. An interrupt will occur when this transfer is complete. For both channels, the "auto-request" transfer mode should be used. See "Micro Direct Memory Access (μDMA)" on page 226 for more details about programming the μDMA controller.

19.3 Initialization and Configuration

The following sections describe the hardware and software configuration required to set up the Ethernet Controller.

19.3.1 Hardware Configuration

Figure 19-4 on page 731 shows the proper method for interfacing the Ethernet Controller to a 10/100BASE-T Ethernet jack.




Figure 19-4. Interface to an Ethernet Jack

The following isolation transformers have been tested and are known to successfully interface to the Ethernet PHY layer.

- Isolation Transformers
 - TDK TLA-6T103
 - Bel-Fuse S558-5999-46
 - Halo TG22-3506ND
 - Pulse PE-68515
 - Valor ST6118
 - YCL 20PMT04
- Isolation transformers in low profile packages (0.100 in/2.5 mm or less)
 - TDK TLA-6T118
 - Halo TG110-S050
 - PCA EPF8023G
- Isolation transformers with integrated RJ45 connector
 - TDK TLA-6T704
 - Delta RJS-1A08T089A
- Isolation transformers with integrated RJ45 connector, LEDs and termination resistors
 - Pulse J0011D21B/E
 - Pulse J3011G21DNL

19.3.2 Software Configuration

To use the Ethernet Controller, it must be enabled by setting the EPHY0 and EMAC0 bits in the **RCGC2** register (see page 179). In addition, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register in the System Control module. See page 179. To find out which GPIO port to enable, refer to Table 25-5 on page 991.

The following steps can then be used to configure the Ethernet Controller for basic operation.

 Program the MACDIV register to obtain a 2.5 MHz clock (or less) on the internal MII. Assuming a 20-MHz system clock, the MACDIV value should be 0x03 or greater.

- Program the MACIA0 and MACIA1 register for address filtering.
- 3. Program the **MACTCTL** register for Auto CRC generation, padding, and full-duplex operation using a value of 0x16.
- Program the MACRCTL register to flush the receive FIFO and reject frames with bad FCS using a value of 0x18.
- Enable both the Transmitter and Receive by setting the LSB in both the MACTCTL and MACRCTL registers.
- 6. To transmit a frame, write the frame into the TX FIFO using the **Ethernet MAC Data (MACDATA)** register. Then set the NEWTX bit in the **Ethernet Mac Transmission Request (MACTR)** register to initiate the transmit process. When the NEWTX bit has been cleared, the TX FIFO is available for the next transmit frame.
- 7. To receive a frame, wait for the NPR field in the **Ethernet MAC Number of Packets (MACNP)** register to be non-zero. Then begin reading the frame from the RX FIFO by using the **MACDATA** register. When the frame (including the FCS field) has been read, the NPR field decrements by one. When there are no more frames in the RX FIFO, the NPR field reads 0.

19.4 Ethernet Register Map

Table 19-2 on page 732 lists the Ethernet MAC registers. All addresses given are relative to the Ethernet MAC base address of 0x4004.8000. Note that the Ethernet controller clocks must be enabled before the registers can be programmed (see page 179).

The *IEEE 802.3* standard specifies a register set for controlling and gathering status from the PHY layer. The registers are collectively known as the MII Management registers and are detailed in Section 22.2.4 of the *IEEE 802.3 specification*. Table 19-2 on page 732 also lists these MII Management registers. *All addresses given are absolute and are written directly to the REGADR field of the Ethernet MAC Management Control (MACMCTL) register.* The format of registers 0 to 15 are defined by the IEEE specification and are common to all PHY layer implementations. The only variance allowed is for features that may or may not be supported by a specific PHY implementation. Registers 16 to 31 are vendor-specific registers, used to support features that are specific to a vendor's PHY implementation. Vendor-specific registers not listed are reserved.

Table 19-2. Ethernet Register Map

Offset	Name	Туре	Reset	Description	See page
Ethernet I	MAC				
0x000	MACRIS/MACIACK	R/W1C	0x0000.0000	Ethernet MAC Raw Interrupt Status/Acknowledge	734
0x004	MACIM	R/W	0x0000.007F	Ethernet MAC Interrupt Mask	737
0x008	MACRCTL	R/W	0x0000.0008	Ethernet MAC Receive Control	738
0x00C	MACTCTL	R/W	0x0000.0000	Ethernet MAC Transmit Control	739
0x010	MACDATA	R/W	0x0000.0000	Ethernet MAC Data	740
0x014	MACIA0	R/W	0x0000.0000	Ethernet MAC Individual Address 0	742
0x018	MACIA1	R/W	0x0000.0000	Ethernet MAC Individual Address 1	743

Offset	Name	Туре	Reset	Description	See page
0x01C	MACTHR	R/W	0x0000.003F	Ethernet MAC Threshold	744
0x020	MACMCTL	R/W	0x0000.0000	Ethernet MAC Management Control	746
0x024	MACMDV	R/W	0x0000.0080	Ethernet MAC Management Divider	747
0x02C	MACMTXD	R/W	0x0000.0000	Ethernet MAC Management Transmit Data	748
0x030	MACMRXD	R/W	0x0000.0000	Ethernet MAC Management Receive Data	749
0x034	MACNP	RO	0x0000.0000	Ethernet MAC Number of Packets	750
0x038	MACTR	R/W	0x0000.0000	Ethernet MAC Transmission Request	751
0x03C	MACTS	R/W	0x0000.0000	Ethernet MAC Timer Support	752
0x040	MACLED	R/W	0x0000.0010	Ethernet MAC LED Encoding	753
0x044	MDIX	R/W	0x0000.0000	Ethernet PHY MDIX	754
MII Manaç	gement				
-	MR0	R/W	0x3100	Ethernet PHY Management Register 0 – Control	755
-	MR1	RO	0x7849	Ethernet PHY Management Register 1 – Status	757
-	MR2	RO	0x0161	Ethernet PHY Management Register 2 – PHY Identifier 1	759
-	MR3	RO	0xB410	Ethernet PHY Management Register 3 – PHY Identifier 2	760
-	MR4	R/W	0x01E1	Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement	761
-	MR5	RO	0x0000	Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability	763
-	MR6	RO	0x0000	Ethernet PHY Management Register 6 – Auto-Negotiation Expansion	764
-	MR16	R0	0x0040	Ethernet PHY Management Register 16 – Vendor-Specific	765
-	MR17	R/W	0x0002	Ethernet PHY Management Register 17 – Mode Control/Status	766
-	MR27	RO	-	Ethernet PHY Management Register 27 –Special Control/Status	768
-	MR29	RO	0x0000	Ethernet PHY Management Register 29 – Interrupt Status	769
-	MR30	R/W	0x0000	Ethernet PHY Management Register 30 – Interrupt Mask	770
-	MR31	R/W	0x00040	Ethernet PHY Management Register 31 – PHY Special Control/Status	771

19.5 Ethernet MAC Register Descriptions

The remainder of this section lists and describes the Ethernet MAC registers, in numerical order by address offset. Also see "MII Management Register Descriptions" on page 754.

Register 1: Ethernet MAC Raw Interrupt Status/Acknowledge (MACRIS/MACIACK), offset 0x000

The **MACRIS/MACIACK** register is the interrupt status and acknowledge register. On a read, this register gives the current status value of the corresponding interrupt prior to masking. On a write, setting any bit clears the corresponding interrupt status bit.

Reads

Ethernet MAC Raw Interrupt Status/Acknowledge (MACRIS/MACIACK)

Base 0x4004.8000 Offset 0x000 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved I				1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved					PHYINT	MDINT	RXER	FOV	TXEMP	TXER	RXINT
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:7	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	PHYINT	RO	0	PHY Interrupt
				When set, indicates that an enabled interrupt in the PHY layer has occurred. MR29 in the PHY must be read to determine the specific PHY event that triggered this interrupt.
5	MDINT	RO	0	MII Transaction Complete
				When set, indicates that a transaction (read or write) on the MII interface has completed successfully.
4	RXER	RO	0	Receive Error
				This bit indicates that an error was encountered on the receiver. The possible errors that can cause this interrupt bit to be set are:
				 A receive error occurs during the reception of a frame (100 Mb/s only).
				The frame is not an integer number of bytes (dribble bits) due to an alignment error.
				■ The CRC of the frame does not pass the FCS check.
				The length/type field is inconsistent with the frame data size when interpreted as a length field.
3	FOV	RO	0	FIFO Overrun
				When set, indicates that an overrun was encountered on the receive FIFO.


Bit/Field	Name	Туре	Reset	Description
2	TXEMP	RO	0	Transmit FIFO Empty
				When set, indicates that the packet was transmitted and that the TX FIFO is empty.
1	TXER	RO	0	Transmit Error
				When set, indicates that an error was encountered on the transmitter. The possible errors that can cause this interrupt bit to be set are:
				The data length field stored in the TX FIFO exceeds 2032 decimal (buffer length - 16 bytes of header data). The frame is not sent when this error occurs.
				 The retransmission attempts during the backoff process have exceeded the maximum limit of 16 decimal.
0	RXINT	RO	0	Packet Received
				When set, indicates that at least one packet has been received and is

stored in the receiver FIFO.

Writes

Ethernet MAC Raw Interrupt Status/Acknowledge (MACRIS/MACIACK)

Base 0x4004.8000 Offset 0x000 Type WO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:7	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	PHYINT	W1C	0	Clear PHY Interrupt Setting this bit clears the PHYINT interrupt in the MACRIS register.
5	MDINT	W1C	0	Clear MII Transaction Complete Setting this bit clears the MDINT interrupt in the MACRIS register.
4	RXER	W1C	0	Clear Receive Error Setting this bit clears the RXER interrupt in the MACRIS register.
3	FOV	W1C	0	Clear FIFO Overrun Setting this bit clears the FOV interrupt in the MACRIS register.


Bit/Field	Name	Туре	Reset	Description
2	TXEMP	W1C	0	Clear Transmit FIFO Empty Setting this bit clears the TXEMP interrupt in the MACRIS register.
1	TXER	W1C	0	Clear Transmit Error Setting this bit clears the TXER interrupt in the MACRIS register and resets the TX FIFO write pointer.
0	RXINT	W1C	0	Clear Packet Received Setting this bit clears the RXINT interrupt in the MACRIS register.

Register 2: Ethernet MAC Interrupt Mask (MACIM), offset 0x004

This register allows software to enable/disable Ethernet MAC interrupts. Clearing a bit disables the interrupt, while setting the bit enables it.

Ethernet MAC Interrupt Mask (MACIM)

Base 0x4004.8000 Offset 0x004 Type R/W, reset 0x0000.007F



Bit/Field	Name	Type	Reset	Description
31:7	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	PHYINTM	R/W	1	Mask PHY Interrupt
				Clearing this bit masks the ${\tt PHYINT}$ bit in the MACRIS register from being set.
5	MDINTM	R/W	1	Mask MII Transaction Complete
				Clearing this bit masks the ${\tt MDINT}$ bit in the \textbf{MACRIS} register from being set.
4	RXERM	R/W	1	Mask Receive Error
				Clearing this bit masks the ${\tt RXER}$ bit in the \textbf{MACRIS} register from being set.
3	FOVM	R/W	1	Mask FIFO Overrun
				Clearing this bit masks the ${\tt FOV}$ bit in the \textbf{MACRIS} register from being set.
2	TXEMPM	R/W	1	Mask Transmit FIFO Empty
				Clearing this bit masks the \mathtt{TXEMP} bit in the \textbf{MACRIS} register from being set.
1	TXERM	R/W	1	Mask Transmit Error
				Clearing this bit masks the \mathtt{TXER} bit in the \textbf{MACRIS} register from being set.
0	RXINTM	R/W	1	Mask Packet Received
				Clearing this bit masks the \mathtt{RXINT} bit in the \textbf{MACRIS} register from being set.

Register 3: Ethernet MAC Receive Control (MACRCTL), offset 0x008


This register configures the receiver and controls the types of frames that are received.

It is important to note that when the receiver is enabled, all valid frames with a broadcast address of FF-FF-FF-FF-FF in the Destination Address field are received and stored in the RX FIFO, even if the AMUL bit is not set.

Ethernet MAC Receive Control (MACRCTL)

Base 0x4004.8000 Offset 0x008

Type R/W, reset 0x0000.0008



Bit/Field	Name	Type	Reset	Description
31:5	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	RSTFIFO	R/W	0	Clear Receive FIFO
				When set, this bit clears the receive FIFO. This should be done when software initialization is performed.
				It is recommended that the receiver be disabled (RXEN = 0), before a reset is initiated (RSTFIFO = 1). This sequence flushes and resets the RX FIFO.
				This bit is automatically cleared when read.
3	BADCRC	R/W	1	Enable Reject Bad CRC
				When set, the <code>BADCRC</code> bit enables the rejection of frames with an incorrectly calculated CRC. If a bad CRC is encountered, the <code>RXER</code> bit in the MACRIS register is set and the receiver FIFO is reset.
2	PRMS	R/W	0	Enable Promiscuous Mode
				When set, the $\tt PRMS$ bit enables Promiscuous mode, which accepts all valid frames, regardless of the specified Destination Address.
1	AMUL	R/W	0	Enable Multicast Frames
				When set, the ${\tt AMUL}$ bit enables the reception of multicast frames.
0	RXEN	R/W	0	Enable Receiver
				When set the RXEN bit enables the Ethernet receiver. When this bit is clear, the receiver is disabled and all frames are ignored.


Register 4: Ethernet MAC Transmit Control (MACTCTL), offset 0x00C

This register configures the transmitter and controls the frames that are transmitted.

Ethernet MAC Transmit Control (MACTCTL)

Base 0x4004.8000

Offset 0x00C Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:5	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	DUPLEX	R/W	0	Enable Duplex Mode
				When set, this bit enables Duplex mode, allowing simultaneous transmission and reception.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	CRC	R/W	0	Enable CRC Generation
				When set this bit enables the automatic generation of the CRC and its placement at the end of the packet. If this bit is clear, the frames placed in the TX FIFO are sent exactly as they are written into the FIFO.
				Note that this bit should generally be set.
1	PADEN	R/W	0	Enable Packet Padding
				When set, this bit enables the automatic padding of packets that do not meet the minimum frame size.
				Note that this bit should generally be set.
0	TXEN	R/W	0	Enable Transmitter
				When set, this bit enables the transmitter. When this bit is clear, the

transmitter is disabled.

Register 5: Ethernet MAC Data (MACDATA), offset 0x010

This register enables software to access the TX and RX FIFOs.

Reads from this register return the data stored in the RX FIFO from the location indicated by the read pointer. The read pointer is then auto incremented to the next RX FIFO location. Reading from the RX FIFO when a frame has not been received or is in the process of being received will return indeterminate data and not increment the read pointer.


Writes to this register store the data in the TX FIFO at the location indicated by the write pointer. The write pointer is the auto incremented to the next TX FIFO location. Writing more data into the TX FIFO than indicated in the length field will result in the data being lost. Writing less data into the TX FIFO than indicated in the length field will result in indeterminate data being appended to the end of the frame to achieve the indicated length. Attempting to write the next frame into the TX FIFO before transmission of the first has completed will result in the data being lost.

There is no mechanism for randomly accessing bytes in either the RX or TX FIFOs. Data must be read from the RX FIFO sequentially and stored in a buffer for further processing. Once a read has been performed, the data in the FIFO cannot be re-read. Data must be written to the TX FIFO sequentially. If an error is made in placing the frame into the TX FIFO, the write pointer can be reset to the start of the TX FIFO by writing the TXER bit of the MACIACK register and then the data re-written.

Reads

Ethernet MAC Data (MACDATA)

Base 0x4004.8000 Offset 0x010




The RXDATA bits represent the next word of data stored in the RX FIFO.

Writes

Ethernet MAC Data (MACDATA)

Base 0x4004.8000 Offset 0x010 Type WO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31.0	TXDATA	WO	0x0000 0000	Transmit FIFO Data

The $\ensuremath{\mathtt{TXDATA}}$ bits represent the next word of data to place in the TX FIFO for transmission.


Register 6: Ethernet MAC Individual Address 0 (MACIA0), offset 0x014

This register enables software to program the first four bytes of the hardware MAC address of the Network Interface Card (NIC). (The last two bytes are in **MACIA1**). The 6-byte Individual Address is compared against the incoming Destination Address fields to determine whether the frame should be received.

Ethernet MAC Individual Address 0 (MACIA0)

Base 0x4004.8000

Offset 0x014
Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:24	MACOCT4	R/W	0x00	MAC Address Octet 4
				The ${\tt MACOCT4}$ bits represent the fourth octet of the MAC address used to uniquely identify the Ethernet Controller.
23:16	MACOCT3	R/W	0x00	MAC Address Octet 3
				The MACOCT3 bits represent the third octet of the MAC address used to uniquely identify the Ethernet Controller.
15:8	MACOCT2	R/W	0x00	MAC Address Octet 2
				The ${\tt MACOCT2}$ bits represent the second octet of the MAC address used to uniquely identify the Ethernet Controller.
7:0	MACOCT1	R/W	0x00	MAC Address Octet 1

The ${\tt MACOCT1}$ bits represent the first octet of the MAC address used to uniquely identify the Ethernet Controller.


Register 7: Ethernet MAC Individual Address 1 (MACIA1), offset 0x018

This register enables software to program the last two bytes of the hardware MAC address of the Network Interface Card (NIC). (The first four bytes are in MACIAO). The 6-byte IAR is compared against the incoming Destination Address fields to determine whether the frame should be received.

Ethernet MAC Individual Address 1 (MACIA1)

Base 0x4004.8000

Offset 0x018
Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:8	MACOCT6	R/W	0x00	MAC Address Octet 6
				The ${\tt MACOCT6}$ bits represent the sixth octet of the MAC address used to uniquely identify each Ethernet Controller.
7:0	MACOCT5	R/W	0x00	MAC Address Octet 5

The MACOCT5 bits represent the fifth octet of the MAC address used to uniquely identify the Ethernet Controller.

Register 8: Ethernet MAC Threshold (MACTHR), offset 0x01C

In order to increase the transmission rate, it is possible to program the Ethernet Controller to begin transmission of the next frame prior to the completion of the transmission of the current frame. Note: Extreme care must be used when implementing this function. Software must be able to guarantee that the complete frame is able to be stored in the transmission FIFO prior to the completion of the transmission frame.

This register enables software to set the threshold level at which the transmission of the frame begins. If the THRESH bits are set to 0x3F, which is the reset value, the early transmission feature is disabled, and transmission does not start until the NEWTX bit is set in the **MACTR** register.

Writing the THRESH bits to any value besides 0x3F enables the early transmission feature. Once the byte count of data in the TX FIFO reaches the value derived from the THRESH bits as shown below, transmission of the frame begins. When THRESH is set to all 0s, transmission of the frame begins after 4 bytes (a single write) are stored in the TX FIFO. Each increment of the THRESH bit field waits for an additional 32 bytes of data (eight writes) to be stored in the TX FIFO. Therefore, a value of 0x01 causes the transmitter to wait for 36 bytes of data to be written while a value of 0x02 makes the wait equal to 68 bytes of written data. In general, early transmission starts when:

```
Number of Bytes >= 4 (THRESH x 8 + 1)
```


Reaching the threshold level has the same effect as setting the NEWTX bit in the **MACTR** register. Transmission of the frame begins and then the number of bytes indicated by the Data Length field is transmitted. Because under-run checking is not performed, if any event, such as an interrupt, delays the filling of the FIFO, the tail pointer may reach and pass the write pointer in the TX FIFO. In this event, indeterminate values are transmitted rather than the end of the frame. Therefore, sufficient bus bandwidth for writing to the TX FIFO must be guaranteed by the software.

If a frame smaller than the threshold level must be sent, the NEWTX bit in the **MACTR** register must be set with an explicit write. This initiates the transmission of the frame even though the threshold limit has not been reached.

If the threshold level is set too small, it is possible for the transmitter to underrun. If this occurs, the transmit frame is aborted, and a transmit error occurs. Note that in this case, the TXER bit in the MACRIS is not set meaning that the CPU receives no indication that a transmit error happened.

Ethernet MAC Threshold (MACTHR)

Base 0x4004.8000 Offset 0x01C



Bit/Field	Name	Type	Reset	Description
5:0	THRESH	R/W	0x3F	Threshold Value

The $\tt THRESH$ bits represent the early transmit threshold. Once the amount of data in the TX FIFO exceeds the value represented by the above equation, transmission of the packet begins.

Register 9: Ethernet MAC Management Control (MACMCTL), offset 0x020

This register enables software to control the transfer of data to and from the MII Management registers in the Ethernet PHY layer. The address, name, type, reset configuration, and functional description of each of these registers can be found in Table 19-2 on page 732 and in "MII Management Register Descriptions" on page 754.

In order to initiate a *read* transaction from the MII Management registers, the WRITE bit must be cleared during the same cycle that the START bit is set.

In order to initiate a *write* transaction to the MII Management registers, the WRITE bit must be set during the same cycle that the START bit is set.

Ethernet MAC Management Control (MACMCTL)

Base 0x4004.8000 Offset 0x020

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'		'				rese	rved		'					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								REGADR			reserved	WRITE	START		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:3	REGADR	R/W	0x0	MII Register Address
				The REGADR bit field represents the MII Management register address for the next MII management interface transaction. Refer to Table 19-2 on page 732 for the PHY register offsets.
				Note that any address that is not valid in the register map should not be written to and any data read should be ignored.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	WRITE	R/W	0	MII Register Transaction Type
				The WRITE bit represents the operation of the next MII management interface transaction. If WRITE is set, the next operation is a write; if WRITE is clear, the next transaction is a read.
0	START	R/W	0	MII Register Transaction Enable
				The START bit represents the initiation of the next MII management interface transaction. When this bit is set, the MII register located at

REGADR is read (WRITE=0) or written (WRITE=1).

Register 10: Ethernet MAC Management Divider (MACMDV), offset 0x024

This register enables software to set the clock divider for the Management Data Clock (MDC). This clock is used to synchronize read and write transactions between the system and the MII Management registers. The frequency of the MDC clock can be calculated from the following formula:


$$F_{mdc} = \frac{F_{ipclk}}{2 \times (MACDVR + 1)}$$

The clock divider must be written with a value that ensures that the MDC clock does not exceed a frequency of 2.5 MHz.

Ethernet MAC Management Divider (MACMDV)

Base 0x4004.8000 Offset 0x024

Type R/W, reset 0x0000.0080



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DIV	R/W	0x80	Clock Divider

The t DIV bits are used to set the clock divider for the MDC clock used to transmit data between the MAC and PHY layers over the serial MII interface.


Register 11: Ethernet MAC Management Transmit Data (MACMTXD), offset 0x02C

This register holds the next value to be written to the MII Management registers.

Ethernet MAC Management Transmit Data (MACMTXD)

Base 0x4004.8000

Offset 0x02C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	MDTX	R/W	0x0000	MII Register Transmit Data

The \mathtt{MDTX} bits represent the data that will be written in the next MII management transaction.


Register 12: Ethernet MAC Management Receive Data (MACMRXD), offset 0x030

This register holds the last value read from the MII Management registers.

Ethernet MAC Management Receive Data (MACMRXD)

Base 0x4004.8000

Offset 0x030 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	MDRX	R/W	0x0000	MII Register Receive Data


The MDRX bits represent the data that was read in the previous MII management transaction.

Register 13: Ethernet MAC Number of Packets (MACNP), offset 0x034

This register holds the number of frames that are currently in the RX FIFO. When NPR is 0, there are no frames in the RX FIFO and the RXINT bit is clear. When NPR is any other value, there is at least one frame in the RX FIFO and the RXINT bit in the MACRIS register is set.

Ethernet MAC Number of Packets (MACNP)

Base 0x4004.8000 Offset 0x034 Type RO, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:0	NPR	RO	0x00	Number of Packets in Receive FIFO

The NPR bits represent the number of packets stored in the RX FIFO. While the NPR field is greater than 0, the RXINT interrupt in the MACRISregister is set.


Register 14: Ethernet MAC Transmission Request (MACTR), offset 0x038

This register enables software to initiate the transmission of the frame currently located in the TX FIFO. Once the frame has been transmitted from the TX FIFO or a transmission error has been encountered, the NEWTX bit is automatically cleared.

Ethernet MAC Transmission Request (MACTR)

Base 0x4004.8000

Offset 0x038
Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	NEWTX	R/W	0	New Transmission


When set, the NEWTX bit initiates an Ethernet transmission once the packet has been placed in the TX FIFO. This bit is cleared once the transmission has been completed. If early transmission is being used (see the MACTHR register), this bit does not need to be set.

Register 15: Ethernet MAC Timer Support (MACTS), offset 0x03C

This register enables software to enable highly precise timing on the transmission and reception of frames. To enable this function, set the TSEN bit.

Ethernet MAC Timer Support (MACTS)

Base 0x4004.8000 Offset 0x03C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	TSEN	R/W	0	Time Stamp Enable

When set, the \mathtt{TSEN} bit multiplexes the TX and RX interrupts to the CCP inputs of General-Purpose Timer 3.


Register 16: Ethernet MAC LED Encoding (MACLED), offset 0x040

This register enables software to select the source that causes the LED1 and LED0 signal to toggle.

Ethernet MAC LED Encoding (MACLED)

Base 0x4004.8000 Offset 0x040

Type R/W, reset 0x0000.0010



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

7:4 R/W LED1 Source LED1[3:0] 0x1

The LED1 field selects the source that toggles the LED1 signal.

Value Description

Link OK 0x0

0x1 RX or TX Activity (Default LED1)

0x2 Reserved

Reserved 0x3

Reserved 0x4

0x5 100BASE-TX mode

10BASE-T mode 0x6

Full-Duplex 0x7

Link OK & Blink=RX or TX Activity 0x8

3:0 LED0[3:0] R/W 0x0 LED0 Source

The LED0 field selects the source that toggles the LED0 signal.

Value Description

Link OK (Default LED0) 0x0

RX or TX Activity 0x1

0x2 Reserved

Reserved 0x3

Reserved 0x4

0x5 100BASE-TX mode


0x6 10BASE-T mode


0x7 Full-Duplex

0x8 Link OK & Blink=RX or TX Activity

Register 17: Ethernet PHY MDIX (MDIX), offset 0x044

This register enables the transmit and receive lines to be reversed in order to implement the MDI/MDI-X functionality. Software can implement the MDI/MDI-X configuration by using any available timer resource such as Systick (see "System Timer (SysTick)" on page 69 for more information) to implement this functionality. Once the Ethernet Controller has been configured and enabled, software should check to see if the LINK bit in the **MR1** register has been set within approximately 60 ms; if not, set the EN bit of the **MDIX** register to switch the reverse the transmit and receive lines to the PHY layer. Software should check the LINK bit again after approximately another 60 ms and if no link has been established, the EN bit should be cleared. Software must continue to change the termination back and forth by setting and clearing the EN bit every 60 msec until a link is established.





Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x0000.000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	EN	R/W	0	MDI/MDI-X Enable

When set, the transmit and receive signals are switched such that data is received on the transmit signals ${\tt TXOP}$ and ${\tt TXON};$ data is transmitted on the receive signals ${\tt RXIP}$ and ${\tt RXIN}.$

19.6 MII Management Register Descriptions

The *IEEE 802.3 standard* specifies a register set for controlling and gathering status from the PHY layer. The registers are collectively known as the MII Management registers. All addresses given are absolute. Addresses not listed are reserved; these addresses should not be written to and any data read should be ignored. Also see "Ethernet MAC Register Descriptions" on page 733.

Register 18: Ethernet PHY Management Register 0 – Control (MR0), address 0x00

This register enables software to configure the operation of the PHY layer. The default settings of these registers are designed to initialize the Ethernet Controller to a normal operational mode without configuration.

Ethernet PHY Management Register 0 – Control (MR0)

Base 0x4004.8000 Address 0x00 Type R/W, reset 0x3100

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	RESET		SPEEDSL		PWRDN	ISO	RANEG	DUPLEX	COLT				reserved		'			
Type Reset	R/W 0	R/W 0	R/W 1	R/W 1	R/W 0	R/W 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Е	Bit/Field		Nan	ne	Тур	ре	Reset	Desc	cription									
	15	RESET		ET	RΛ	N	0	Reset Registers										
								and	reinitiali	zes inter		machin	er register es. Once ware.					
	14		LOOF	PBK	RΛ	Ν	0	Loop	back M	ode								
								igno					ck mode of the data th					
	13		SPEE	DSL	RΛ	N	1	Spee	ed Selec	et								
								Valu	ie Desc	ription								
								1		-	00 Mb/s	mode o	of operation	n (100l	BASE-TX	().		
								0	Enab	les the 1	0 Mb/s r	node of	operation	(10BA	SE-T).			
	40		ANIE 6	\	5.4	.,												
	12		ANEG	SEN	RΛ	/V	1		Ū	ation Ena		4			_			
											ables the	auto-ne	egotiation	proces	S.			
	11		PWR	DN	RΛ	N	0	Pow	er Dowr	1								
											ces the F data inp		er into a lo nored.	ow-pow	er consu	ıming		
	10		ISC)	RΛ	Ν	0	Isola	ite									
													it and rece d received		ta paths	and		
	9		RANI	EG	RΛ	Ν	0	Rest	art Auto	-Negotia	tion							
											arts the a		gotiation p dware.	rocess.	Once th	e restart		

Bit/Field	Name	Туре	Reset	Description			
8	DUPLEX	R/W	1	Set Duplex Mode			
				Value Description			
				Enables the Full-Duplex mode of operation. This bit can be set by software in a manual configuration process or by the auto-negotiation process.			
				0 Enables the Half-Duplex mode of operation.			
7	COLT	R/W	0	Collision Test			
				When set, this bit enables the Collision Test mode of operation. The ${\tt COLT}$ bit is set after the initiation of a transmission and is cleared once the transmission is halted.			
6:0	reserved	R/W	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.			
				These bits should always be written as zero.			

Register 19: Ethernet PHY Management Register 1 – Status (MR1), address 0x01

This register enables software to determine the capabilities of the PHY layer and perform its initialization and operation appropriately.

Ethernet PHY Management Register 1 – Status (MR1)

10

13

Base 0x4004.8000 Address 0x01 Type RO, reset 0x7849

15

	10	17				.0						-т				
	reserved	100X_F	100X_H	10T_F	10T_H			reserved			ANEGC	RFAULT	ANEGA	LINK	JAB	EXTD
Type Reset	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RC 0	RO 1	RO 0	RC 0	RO 1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	15		reserv	ved	R	0	0	com	patibility	with futu	ıre prodi	ucts, the	of a rese value of operation	a reserv		
	14		100X	_F	R	Э	1	100	BASE-T	X Full-Dι	ıplex Mo	de				
										nis bit ind 00BASE			thernet C mode.	Controlle	r is capa	ble of
	13		100X	_H	R	Э	1	100	BASE-T	X Half-D	uplex Mo	ode				
									-	nis bit ind 00BASE			thernet C mode.	Controlle	r is capa	ble of
	12		10T_	_F	R	Э	1	10B	ASE-T F	ull-Duple	ex Mode					
									-	is bit ind ull-Duple			thernet C	Controlle	r is capa	ble of
	11		10T_	_H	R	Э	1	10B	ASE-T H	lalf-Dupl	ex Mode)				
										nis bit ind 0BASE-			thernet Code.	Controlle	r is capa	ble of
	10:6		reserv	ved	R	0	0	com	patibility	with futu	ure produ	ucts, the	of a rese value of operation	a reserv		
	5		ANE	ЭС	R	Э	0	Auto	o-Negotia	ation Co	mplete					
								com	pleted a		he exten	ded regi	uto-nego sters def	•		as been
	4		RFAL	JLT	R	С	0	Ren	note Fau	It						
								dete		is bit rer			ote fault s read, e			
	3		ANE	GA	R	Э	1	Auto	o-Negotia	ation						
								Whe	en set, th	nis bit ind	licates th	at the E	thernet C	Controlle	r has the	ability

to perform auto-negotiation.


Bit/Field	Name	Туре	Reset	Description
2	LINK	RO	0	Link Made
				When set, this bit indicates that a valid link has been established by the Ethernet Controller.
1	JAB	RC	0	Jabber Condition
				When set, this bit indicates that a jabber condition has been detected by the Ethernet Controller. This bit remains set until it is read, even if the jabber condition no longer exists.
0	EXTD	RO	1	Extended Capabilities
				When set, this bit indicates that the Ethernet Controller provides an extended set of capabilities that can be accessed through the extended register set.

Register 20: Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2), address 0x02

This register, along with **MR3**, provides a 32-bit value indicating the manufacturer, model, and revision information.

Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2)

Base 0x4004.8000 Address 0x02 Type RO, reset 0x0161



This field, along with the \mathtt{OUI} [5:0] field in **MR3**, makes up the Organizationally Unique Identifier indicating the PHY manufacturer.

Register 21: Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3), address 0x03


This register, along with **MR2**, provides a 32-bit value indicating the manufacturer, model, and revision information.

Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3)

MN

Base 0x4004.8000 Address 0x03 Type RO, reset 0xB410

9:4



0x01

The MN field represents the Model Number of the PHY.

3:0 RN RO 0x0 Revision Number

RO

The ${\tt RN}$ field represents the Revision Number of the PHY implementation.

Register 22: Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4), address 0x04

This register provides the advertised abilities of the Ethernet Controller used during auto-negotiation. Bits 8:5 represent the Technology Ability Field bits. This field can be overwritten by software to auto-negotiate to an alternate common technology. Writing to this register has no effect until auto-negotiation is re-initiated by setting the RANEG bit in the **MR0** register.

Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4)

Base 0x4004.8000 Address 0x04 Type R/W, reset 0x01E1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NP	reserved	RF		rese	rved	'	A3	A2	A1	A0			S	ı	'
Type Reset	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 1	R/W 1	RO 0	RO 0	RO 0	RO 0	RO 1
В	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	15		NF	•	R	0	0	Nex	t Page							
								Pag				ne Etherr ore detai			•	of Next Y layer's
14 reserved		R	0	0	Software should not rely on the value of a reserved bit. To procompatibility with future products, the value of a reserved bit spreserved across a read-modify-write operation.											
	13		RF	=	R/	W	0	Ren	note Fau	lt						
										nis bit ind s been e		the link red.	partner	that a R	emote F	ault
	12:9		reser	ved	R	0	0x0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		vide nould be
	8		A3	3	R/	W	1	Tecl	hnology	Ability Fi	eld[3]					
								100 that	Base-TX this mod	(full-dup de is not	lex signa used, th	nat the E aling prof is bit car t in the N	tocol. If s to be clea	oftware red and	wants to	
	7		A2	2	R/	W	1	Tecl	hnology	Ability Fi	eld[2]					
								100 that	Base-TX this mod	(half-dup de is not	olex sign used, th		tocol. If so	software red and	wants to	ts the ensure gotiation
	6		A 1	l	R/	W	1	Tecl	hnology	Ability Fi	eld[1]					
								10B that	ASE-T for	ull-duple de is not	x signali used, th	nat the E ng proto is bit car t in the N	col. If so to be clea	ftware w red and	ants to e	

Bit/Field	Name	Туре	Reset	Description
5	A0	R/W	1	Technology Ability Field[0]
				When set, this bit indicates that the Ethernet Controller supports the 10BASE-T half-duplex signaling protocol. If software wants to ensure that this mode is not used, this bit can be cleared and auto-negotiation re-initiated with the RANEG bit in the MR0 register
4:0	S	RO	0x1	Selector Field
				The ${\ samplestar}$ field encodes 32 possible messages for communicating between Ethernet Controllers. This field is hard-coded to 0x01, indicating that the Stellaris the Stellaris that the Stellaris t

Register 23: Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5), address 0x05

This register provides the advertised abilities of the link partner's Ethernet Controller that are received and stored during auto-negotiation.

Ethernet PHY Management Register 5 - Auto-Negotiation Link Partner Base Page Ability (MR5)

10

Base 0x4004.8000 Address 0x05 Type RO, reset 0x0000


14

13

12

15

12:5



A[7:0] RO 0x00 Technology Ability Field

The $\mathbb{A}[7:0]$ field encodes individual technologies that are supported by the Ethernet Controller. See the **MR4** register for definitions. Note that bits 12:9 describe functions that are not implemented on the Stellaris[®] Ethernet Controller. Refer to the IEEE 802.3 standard for definitions.

4:0 S RO 0x00 Selector Field

The ${\ensuremath{\mathtt{S}}}$ field encodes possible messages for communicating between Ethernet Controllers.

Value	Description
0x00	Reserved
0x01	IEEE Std 802.3
0x02	IEEE Std 802.9 ISLAN-16T
0x03	IEEE Std 802.5
0x04	IEEE Std 1394
0x05-0x1F	Reserved


information from the link partner.

Register 24: Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6), address 0x06

This register enables software to determine the auto-negotiation and next page capabilities of the Ethernet Controller and the link partner after auto-negotiation.

Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6)

Base 0x4004.8000 Address 0x06 Type RO, reset 0x0000



Bit/Field	Name	Type	Reset	Description
15:5	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	PDF	RC	0	Parallel Detection Fault
				When set, this bit indicates that more than one technology has been detected at link up. This bit is cleared when read.
3	LPNPA	RO	0	Link Partner is Next Page Able
				When set, this bit indicates that the link partner is enabled to support next page.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	PRX	RC	0	New Page Received
				When set, this bit indicates that a new page has been received from the link partner and stored. This bit remains set until the register is read.
0	LPANEGA	RO	0	Link Partner is Auto-Negotiation Able


When set, this bit indicates that the link partner is enabled to support auto-negotiation.

Register 25: Ethernet PHY Management Register 16 – Vendor-Specific (MR16), address 0x10

This register contains a silicon revision identifier.

Ethernet PHY Management Register 16 – Vendor-Specific (MR16)

Base 0x4004.8000 Address 0x10 Type R0, reset 0x0040



Bit/Field	Name	Туре	Reset	Description
15:10	reserved	RO	0x0000.0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:6	SR	RO	0x1	Silicon Revision Identifier This field contains four-bit identifier for the silicon revision.
5:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 26: Ethernet PHY Management Register 17 – Mode Control/Status (MR17), address 0x11

This register provides the means for controlling and observing various PHY layer modes.

Ethernet PHY Management Register 17 - Mode Control/Status (MR17)

Base 0x4004.8000 Address 0x11 Type R/W, reset 0x0002

. , , , ,	15	14	12	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	FASTRIP	13 EDPD	reserved	LSQE	MDPB	FLPBK	FASTEST		reserved	3	REFCE	PADBP	FGLS	1 ENON	reserved
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	15	5 reserved		R/	W	0	com	patibility	ould not r with futu cross a re	re prod	ucts, the	value of	a reserv			
								lm	oortan	t: This b opera		always b	e written	with a 0	to ensur	e proper
	14		FAST	RIP	R/	W	0	10-E	BASE-T	Fast Mod	e Enab	le				
								Whe	en set, tl	his bit ena	bles Pl	HYT_10 1	test mod	e.		
	13		EDF	PD	R/	W	0	Ena	ble Ene	rgy Detec	t Powei	Down				
								Whe	en set, tl	his bit ena	bles th	e Energy	Detect I	Power D	own mo	de.
	12	reserved		R/W		0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
								lm	oortan	t: This b opera		always b	e written	with a 0	to ensur	e proper
	11		LSC	QΕ	R/	W	0	Low	Squelc	h Enable						
									en set, tl ie signa	his bit ena I levels.	ibles a	lower thr	eshold m	neaning	more se	nsitivity
	10		MDF	РВ	R/	W	0	Mar	agemei	nt Data Pr	eamble	Bypass				
								Whe	en set, th	nis bit enal	bles SM	II packets	s to be de	etected w	vithout pr	eamble.
	9		FLPI	BK	R/	W	0	Far	Loopba	ck Mode						
								that only Whe	all the r valid in en this b	nis bit puts eceived p 100BASE it is set, th node work	ackets E-TX op ie syste	are sent eration w m must s	back singhen the supply a	nultaneo PHY is ir 50 MHz	usly. Thin the RM clock to	s bit is II mode. the PHY
	8		FASTI	EST	R/	W	0	Auto	o-Negoti	iation Test	Mode					
								Whe	en set, tl	his bit acti	vates th	ne Auto-l	Negotiati	on Test	mode.	


Bit/Field	Name	Туре	Reset	Description
7:5	reserved	R/W	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
				Important: This bit must always be written with a 0 to ensure proper operation.
4	REFCE	R/W	0	Reference Clock Enable
				When set, this bit enables special filtering using a 50 MHz clock in 10BASE-T mode.
3	PADBP	R/W	0	PHY Address Bypass
				When set, this bit causes the PHY layer to disregard the PHY address in an SMI access write.
2	FGLS	R/W	0	Force Good Link Status
				When set, this bit forces the 100BASE-T link to be active.
				Note: This bit should only be set when testing.
1	ENON	RO	1	Energy On
				This bit indicates whether energy is detected on the line. When clear, this bit indicates that valid energy has not been detected on the line within 256 ms. This bit is set by a hardware reset, but is unaffected by a software reset.
0	reserved	R/W	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
				Important: This bit must always be written with a 0 to ensure proper operation.

Register 27: Ethernet PHY Management Register 27 –Special Control/Status (MR27), address 0x1B

This register shows the status of the 10BASE-T polarity.

Ethernet PHY Management Register 27 – Special Control/Status (MR27)

Base 0x4004.8000 Address 0x1B Type RO, reset -




Bit/Field	Name	Туре	Reset	Description
15:5	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	XPOL	RO	0	Polarity State of 10 BASE-T When set, this bit indicates that the 10BASE-T is reversed polarity.
3:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 28: Ethernet PHY Management Register 29 – Interrupt Status (MR29), address 0x1D

This register contains information about the source of PHY layer interrupts.

Ethernet PHY Management Register 29 – Interrupt Status (MR29)

Base 0x4004.8000 Address 0x1D Type RO, reset 0x0000




Bit/Field	Name	Туре	Reset	Description
15:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	EONIS	RO	0	ENERGYON Interrupt
				This bit is set when ENERGYON is the source of the interrupt.
6	ANCOMPIS	RO	0	Auto-Negotiation Complete Interrupt
				This bit is set when auto negotiation is complete.
5	RFLTIS	RO	0	Remote Fault Interrupt
				This bit is set when a remote fault has been detected.
4	LDIS	RO	0	Link Down Interrupt
				This bit is set when the Link Status has been negated.
3	LPACKIS	RO	0	Auto-Negotiation LP Acknowledge
				This bit is set when the PHY layer has received an acknowledge message from the link partner during auto-negotiation.
2	PDFIS	RO	0	Parallel Detection Fault
				This bit is set to indicate that a parallel detection fault has been detected by the PHY layer during auto negotiation.
1	PRXIS	RO	0	Auto Negotiation Page Received
				This bit is set to indicate that an auto negotiation page has been received from the link partner.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 29: Ethernet PHY Management Register 30 – Interrupt Mask (MR30), address 0x1E

This register enables interrupts to be generated by the various sources of PHY layer interrupts.

Ethernet PHY Management Register 30 – Interrupt Mask (MR30)

Base 0x4004.8000 Address 0x1E Type R/W, reset 0x0000




ieset 0	0 0 0	0 0	Ü	
Bit/Field	Name	Туре	Reset	Description
15:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	EONIM	R/W	0	ENERGYON Interrupt Enabled
				When set, this bit enables ENERGYON to generate a PHY layer interrupt.
6	ANCOMPIM	R/W	0	Auto-Negotiation Complete Interrupt Enabled
				When set, this bit enables the completion of auto negotiation generate a PHY layer interrupt.
5	RFLTIM	R/W	0	Remote Fault Interrupt Enabled
				When set, this bit enables a remote fault to generate a PHY layer interrupt.
4	LDIM	R/W	0	Link Down Interrupt Enabled
				When set, this bit enables a Link Status change to generate a PHY layer interrupt.
3	LPACKIM	R/W	0	Auto-Negotiation LP Acknowledge Enabled
				When set, this bit enables an acknowledge message received from a link partner during auto-negotiation to generate a PHY layer interrupt.
2	PDFIM	R/W	0	Parallel Detection Fault Enabled
				When set, this bit enables a parallel detection fault detection by the PHY layer during auto negotiation to generate a PHY layer interrupt.
1	PRXIM	R/W	0	Auto Negotiation Page Received Enabled
				When set, this bit enables a PHY layer interrupt when an auto negotiation page has been received from the link partner.
0	reserved	R/W	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 30: Ethernet PHY Management Register 31 – PHY Special Control/Status (MR31), address 0x1F

This register provides special control and status for the PHY layer.

Ethernet PHY Management Register 31 – PHY Special Control/Status (MR31)

Base 0x4004.8000 Address 0x1F Type R/W, reset 0x00040



20 Universal Serial Bus (USB) Controller


The Stellaris[®] USB controller operates as a full-speed or low-speed function controller during point-to-point communications with USB host, device, or OTG functions. The controller complies with the USB 2.0 standard, which includes suspend and resume signaling. Eight endpoints including two hard-wired for control transfers (one endpoint for IN and one endpoint for OUT) plus six endpoints defined by firmware along with a dynamic sizable FIFO support multiple packet queueing. µDMA access to the FIFO allows minimal interference from system software. Software-controlled connect and disconnect allows flexibility during USB device start-up. The controller complies with OTG standard's session request protocol (SRP) and host negotiation protocol (HNP).

The Stellaris® USB module has the following features:

- Complies with USB-IF certification standards
- USB 2.0 full-speed (12 Mbps) and low-speed (1.5 Mbps) operation
- Integrated PHY
- 4 transfer types: Control, Interrupt, Bulk, and Isochronous
- 16 endpoints
 - 1 dedicated control IN endpoint and 1 dedicated control OUT endpoint
 - 7 configurable IN endpoints and 7 configurable OUT endpoints
- 4 KB dedicated endpoint memory one endpoint may be defined for double-buffered 1023-byte isochronous packet size
- Efficient transfers using Micro Direct Memory Access Controller (µDMA)
 - Separate channels for transmit and receive for up to 3 IN endpoints and 3 OUT endpoints
 - Burst requests
 - Channel requests asserted when FIFO contains required amount of data

20.1 Block Diagram

Figure 20-1. USB Module Block Diagram



20.2 Functional Description

Note: A 9.1-kΩ resistor should be connected between the USB0RBIAS and ground. The 9.1-kΩ resistor should have a 1% tolerance and should be located in close proximity to the USB0RBIAS pin. Power dissipation in the resistor is low, so a chip resistor of any geometry may be used.

The Stellaris® USB controller provides full OTG negotiation and support for connection to non-OTG peripherals or host controllers. It supports both the session request protocol (SRP) and the host negotiation protocol (HNP) to provide full OTG support. The session request protocol allows devices on the B side of a cable to request that the A side device turn on VBUS. The host negotiation protocol is used after the initial session request protocol has powered the bus and provides a method to determine which end of the cable will act as the host controller. When the device is connected to non-OTG peripherals or devices, the controller can detect which cable end was used and provides a register to indicate if the controller should act as the host or the device controller. This indication and the mode of operation are handled automatically by the USB controller. This auto-detection allows the system to use a single A/B connector instead of having both A and B connectors in the system. It also allows for full OTG negotiations with other OTG devices.

Note: When USB is used in the system, the minimum system frequency is 20 MHz.

20.2.1 Operation as a Device

This section describes the Stellaris[®] USB controller's actions when it is being used as a USB device. IN endpoints, OUT endpoints, entry into and exit from Suspend mode, and recognition of Start of Frame (SOF) are all described.

When in device mode, IN transactions are controlled by an endpoint's transmit interface and use the transmit endpoint registers for the given endpoint. OUT transactions are handled with an endpoint's receive interface and use the receive endpoint registers for the given endpoint.

When configuring the size of the FIFOs for endpoints, take into account the maximum packet size for an endpoint.

- **Bulk**. Bulk endpoints should be sized to be multiples of the maximum packet size (up to 64 bytes). For instance, if maximum packet size is 64 bytes, the FIFO should be configured to a multiple of 64-byte packets (64, 128, 192, or 256 bytes). This allows for efficient use of double buffering or packet splitting (described further in the following sections).
- Interrupt. Interrupt endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used.
- Isochronous. Isochronous endpoints are more flexible and can be up to 1023 bytes.
- Control. It is also possible to specify a separate control endpoint for a USB device. However, in most cases the USB device should use the dedicated control endpoint on the USB controller's endpoint 0.

20.2.1.1 Endpoints

When operating as a device, there are two dedicated control endpoints (IN and OUT) and six configurable endpoints (3 IN and 3 OUT) that can be used for communications with a host controller. The endpoint number associated with an endpoint is directly related to its register designation. For example, when the host is communicating with endpoint 1, all events will occur in the endpoint 1 register interface.

Endpoint 0 is a dedicated control endpoint used for all control transactions to endpoint 0 during enumeration or when any other control requests are made to endpoint 0. Endpoint 0 uses the first 64 bytes of the USB controller's FIFO RAM as a shared memory for both IN and OUT transactions.

The remaining six endpoints can be configured as control, bulk, interrupt, or isochronous endpoints. They should be treated as three configurable IN and three configurable OUT endpoints. The three endpoint pairs (endpoint 1, 2, and 3) are not required to have the same type for their IN and OUT endpoint configuration. For example, the OUT portion of an endpoint pair could be a bulk endpoint, while the IN portion of that endpoint pair could be an interrupt endpoint. The address and size of the FIFOs attached to each endpoint can be modified to fit the application's needs.

20.2.1.2 IN Transactions as a Device

When operating as a USB device, data for IN transactions is handled through the FIFOs attached to the transmit endpoints. The sizes of the FIFOs for the three configurable IN endpoints are determined by the **USBTXFIFOADD** register. The maximum size of a data packet that may be placed in a transmit endpoint's FIFO for transmission is programmable and is determined by the value written to the **USBTXMAXPn** register for that endpoint. The endpoint's FIFO can also be configured to use double-packet or single-packet buffering. When double-packet buffering is enabled, two data packets can be buffered in the FIFO, which also requires that the FIFO is at least two packets in size. When double-packet buffering is disabled, only one packet can be buffered, even if the packet size is less than half the FIFO size. The USB controller also supports a special mode for bulk endpoints that allows automatic splitting of a larger FIFO into multiple packets that are maximum packet size transfers.

Note: The maximum packet size set for any endpoint must not exceed the FIFO size. The USBTXMAXPn register should not be written to while there is data in the FIFO as unexpected results may occur.

Single-Packet Buffering

If the size of the transmit endpoint's FIFO is less than twice the maximum packet size for this endpoint (as set in the **USBTXFIFOSZ** register), only one packet can be buffered in the FIFO and single-packet buffering is required. When each packet is completely loaded into the transmit FIFO, the TXRDY bit in the **USBTXCSRLn** register needs to be set. If the AUTOSET bit in the **USBTXCSRHn** register is set, the TXRDY bit is automatically set when a maximum sized packet is loaded into the FIFO. For packet sizes less than the maximum, the TXRDY bit must be set manually. When the TXRDY bit is set, either manually or automatically, the packet is ready to be sent. When the packet has been successfully sent, both TXRDY and FIFONE are cleared and the appropriate transmit endpoint interrupt signaled. At this point, the next packet can be loaded into the FIFO.

Double-Packet Buffering

If the size of the transmit endpoint's FIFO is at least twice the maximum packet size for this endpoint, two packets can be buffered in the FIFO and double-packet buffering is allowed. As each packet is loaded into the transmit FIFO, the TXRDY bit in the USBTXCSRLn register needs to be set. If the AUTOSET bit in the USBTXCSRHn register is set, the TXRDY bit is automatically set when a maximum sized packet is loaded into the FIFO. For packet sizes less than the maximum, TXRDY must be set manually. When the TXRDY bit is set, either manually or automatically, the packet is ready to be sent. After the first packet is loaded, TXRDY is immediately cleared and an interrupt is generated. A second packet can now be loaded into the transmit FIFO and TXRDY set again (either manually or automatically if the packet is the maximum size). At this point, both packets are ready to be sent. After each packet has been successfully sent, TXRDY is cleared and the appropriate transmit endpoint interrupt signaled to indicate that another packet can now be loaded into the transmit FIFO. The state of the FIFONE bit at this point indicates how many packets may be loaded. If the FIFONE bit is set, then there is another packet in the FIFO and only one more packet can be loaded. If the FIFONE bit is clear, then there are no packets in the FIFO and two more packets can be loaded.

Note: Double-packet buffering is disabled if an endpoint's corresponding EPn bit is set in the USBTXDPKTBUFDIS register. This bit is set by default, so it must be cleared to enable double-packet buffering.

Special Bulk Handling

The packets transferred in bulk operations are defined by the USB specification to be 8, 16, 32 or 64 bytes in size. For some system designs, however, it may be more convenient for the application software to write larger amounts of data to an endpoint in a single operation than can be transferred in a single USB operation.

To simplify this case, the Stellaris[®] USB controller includes a packet-splitting feature that allows larger data packets to be written to bulk transmit endpoints, which are then split into packets of an appropriate size for transfer across the USB bus. With this option, the **USBTXMAXPn** register uses the bottom 11 bits to define the payload for each individual transfer, while the top 5 bits define a multiplier. The application software can then write data packets of size multiplier × payload to the FIFO, which the USB controller then splits into individual packets of the stated payload for transmission over the USB bus. From the application software's point-of-view, the resulting operation does not differ from the transmission of a single USB packet except in the size of the packet written.

Note: Packet-splitting can only be used with bulk endpoints and, in accordance with the USB specification, the payload must be 8, 16, 32, or 64. The payload recorded in the USBTXMAXPn register must also match the wMaxPacketSize field of the Standard Endpoint Descriptor for the endpoint (see chapter 9 of the USB specification). The associated FIFO must also be large enough to accommodate the data packet prior to being split.

20.2.1.3 OUT Transactions as a Device

When in device mode, OUT transactions are handled through the USB controller receive FIFOs. The sizes of the receive FIFOs for the three configurable OUT endpoints are determined by the **USBRXFIFOADD** register. The maximum amount of data received by an endpoint in any packet is determined by the value written to the **USBRXMAXPn** register for that endpoint. When double-packet buffering is enabled, two data packets can be buffered in the FIFO. When double-packet buffering is disabled, only one packet can be buffered even if the packet is less than half the FIFO size. The Stellaris[®] USB controller also supports a special mode for bulk endpoints that allows automatic splitting of a larger FIFO into multiple maximum packet size transfers.

Note: In all cases, the maximum packet size must not exceed the FIFO size.

Single-Packet Buffering

If the size of the receive endpoint FIFO is less than twice the maximum packet size for an endpoint, only one data packet can be buffered in the FIFO and single-packet buffering is required. When a packet is received and placed in the receive FIFO, the RXRDY and FULL bits in the **USBRXCSRLn** register are set and the appropriate receive endpoint is signaled, indicating that a packet can now be unloaded from the FIFO. After the packet has been unloaded, the RXRDY bit needs to be cleared in order to allow further packets to be received. This action also generates the acknowledge signaling to the host controller. If the AUTOCL bit in the **USBRXCSRHn** register is set and a maximum-sized packet is unloaded from the FIFO, the RXRDY and FULL bits are cleared automatically. For packet sizes less than the maximum, RXRDY must be cleared manually.

Double-Packet Buffering

If the size of the receive endpoint FIFO is at least twice the maximum packet size for the endpoint, two data packets can be buffered and double-packet buffering can be used. When the first packet is received and loaded into the receive FIFO, the RXRDY bit in the **USBRXCSRLn** register is set and the appropriate receive endpoint interrupt is signaled to indicate that a packet can now be unloaded from the FIFO.

Note: The FULL bit in **USBRXCSRLn** is not set when the first packet is received. It is only set if a second packet is received and loaded into the receive FIFO.

After each packet has been unloaded, the RXRDY bit needs to be cleared in order to allow further packets to be received. If the AUTOCL bit in the **USBRXCSRHn** register is set and a maximum-sized packet is unloaded from the FIFO, the RXRDY bit is cleared automatically. For packet sizes less than the maximum, RXRDY must be cleared manually. If the FULL bit was set when RXRDY is cleared, the USB controller first clears the FULL bit. It then sets RXRDY again to indicate that there is another packet waiting in the FIFO to be unloaded.

Note: Double-packet buffering is disabled if an endpoint's corresponding EPn bit is set in the USBRXDPKTBUFDIS register. This bit is set by default, so it must be cleared to enable double-packet buffering.

Special Bulk Handling

The packets transferred in bulk operations are defined by the USB specification to be 8, 16, 32, or 64 bytes in size. For some system designs, however, it may be more convenient for the application software to read larger amounts of data from an endpoint in a single operation than can be transferred in a single USB operation.

To simplify this case, the Stellaris[®] USB controller includes a packet-combining feature that combines the packets received across the USB bus into larger data packets prior to being read by the application software. With this option, the **USBRXMAXPn** register uses the bottom 11 bits to define

the payload for each individual transfer, while the top 5 bits define a multiplier. The USB controller then combines the appropriate number of USB packets it receives into a single data packet of size multiplier × payload within the FIFO before asserting RXRDY to alert the application software that a packet in the FIFO is ready to be read. The size of the resulting packet is reported in the **USBRXCOUNTn** register. From the application software's point-of-view, the resulting operation does not differ from the receipt of a single USB packet except in the size of the packet read.

Note: Packet-combining can only be used with bulk endpoints. The payload recorded in the USBRXMAXPn register must also match the wMaxPacketSize field of the Standard Endpoint Descriptor for the endpoint (see chapter 9 of the USB specification). The associated FIFO must also be large enough to accommodate the combined data packet.

The RXRDY bit is only set when either the specified number of packets have been received or a "short" USB packet is received (that is, a packet of less than the specified payload for the endpoint). If a protocol is being used in which the endpoint receives bulk transfers that are a multiple of the recorded payload size with no short packet to terminate it, the **USBRXMAXPn** register should not be programmed to expect more packets than there are in the transfer (otherwise, the software will not be interrupted at the end of the transfer).

20.2.1.4 Scheduling

The device has no control over the scheduling of transactions as this is determined by the host controller. The Stellaris[®] USB controller can set up a transaction at any time. The USB controller will wait for the request from the host controller and generate an interrupt when the transaction is complete or if it was terminated due to some error. If the host controller makes a request and the device controller is not ready, the USB controller sends a busy response (NAK) to all requests until it is ready.

20.2.1.5 Additional Actions

The USB controller responds automatically to certain conditions on the USB bus or actions by the host controller: when the USB controller automatically stalls a control transfer and unexpected zero length OUT data packets.

Stalled Control Transfer

The USB controller automatically issues a STALL handshake to a control transfer under the following conditions:

- 1. The host sends more data during an OUT data phase of a control transfer than was specified in the device request during the SETUP phase. This condition is detected by the USB controller when the host sends an OUT token (instead of an IN token) after the last OUT packet has been unloaded and the DATAEND bit in the USBCSRL0 register has been set.
- 2. The host requests more data during an IN data phase of a control transfer than was specified in the device request during the SETUP phase. This condition is detected by the USB controller when the host sends an IN token (instead of an OUT token) after the CPU has cleared TXRDY and set DATAEND in response to the ACK issued by the host to what should have been the last packet.
- 3. The host sends more than **USBRXMAXPn** bytes of data with an OUT data token.
- The host sends more than a zero length data packet for the OUT status phase.

Zero Length OUT Data Packets

A zero-length OUT data packet is used to indicate the end of a control transfer. In normal operation, such packets should only be received after the entire length of the device request has been transferred.

However, if the host sends a zero-length OUT data packet before the entire length of device request has been transferred, it is signaling the premature end of the transfer. In this case, the USB controller automatically flushes any IN token ready for the data phase from the FIFO and sets the SETUP bit in the **USBCSRL0** register.

Setting the Device Address

When a host device is attempting to enumerate the USB device, it requests that the device change its address from zero to some other value. The address is changed by writing the value that the host requested to the **USBFADDR** register. However, care should be taken when writing to **USBFADDR** to avoid changing the address before the transaction is complete. This register should only be set after the SET_ADDRESS command is complete. Like all control transactions, the transaction is only complete after the device has left the STATUS phase. In the case of a SET_ADDRESS command, the transaction is completed by responding to the IN request from the host with a zero-byte packet. Once the device has responded to the IN request, the **USBFADDR** register should be programmed to the new value as soon as possible to avoid missing any new commands sent to the new address.

Note: If the USBFADDR register is set to the new value as soon as the device receives the OUT transaction with the SET_ADDRESS command in the packet, it changes the address during the control transfer. In this case, the device does not receive the IN request that allows the USB transaction to exit the STATUS phase of the control transfer because it is sent to the old address. As a result, the host does not get a response to the IN request, and the host fails to enumerate the device.

20.2.1.6 Device Mode Suspend

When no activity has occurred on the USB bus for 3 ms, the USB controller automatically enters Suspend mode. If the Suspend interrupt has been enabled, an interrupt is generated at this time. When in Suspend mode, the PHY also goes into Suspend mode. When Resume signaling is detected, the USB controller exits Suspend mode and takes the PHY out of Suspend. If the Resume interrupt is enabled, an interrupt is generated. The USB controller can also be forced to exit Suspend mode by setting the RESUME bit in the **USBPOWER** register. When this bit is set, the USB controller exits Suspend mode and drives Resume signaling onto the bus. The RESUME bit is cleared after 10 ms (a maximum of 15 ms) to end Resume signaling.

To meet USB power requirements, the controller can be put into Deep Sleep. This keeps the controller in a static state.

20.2.1.7 Start-of-Frame

When the USB controller is operating in device mode, it receives a Start-Of-Frame packet from the host once every millisecond. When the SOF packet is received, the 11-bit frame number contained in the packet is written into the **USBFRAME** register and an SOF interrupt is also signaled and can be handled by the application. Once the USB controller has started to receive SOF packets, it expects one every millisecond. If no SOF packet is received after 1.00358 ms, it is assumed that the packet has been lost and the **USBFRAME** register is not updated. The USB controller continues and resynchronizes these pulses to the received SOF packets when these packets are successfully received again.

20.2.1.8 USB Reset

When the USB controller is in device mode and a reset condition is detected on the USB bus, the USB controller automatically performs the following actions:

- Clears the USBFADDR register.
- Clears the USBEPIDX register.
- Flushes all endpoint FIFOs.
- Clears all control/status registers.
- Enables all endpoint interrupts.
- Generates a reset interrupt.

When the application software driving the USB controller receives a reset interrupt, it closes any open pipes and waits for bus enumeration to begin.

20.2.1.9 Connect/Disconnect

The USB controller connection to the USB bus is controlled by software. The USB PHY can be switched between normal mode and non-driving mode by setting or clearing the SOFTCONN bit of the USBPOWER register. When this SOFTCONN bit is set, the PHY is placed in its normal mode and the USBODP/USBODM lines of the USB bus are enabled. At the same time, the USB controller is placed into a state, in which it will not respond to any USB signaling except a USB reset.

When the SOFTCONN bit is cleared, the PHY is put into non-driving mode, USBODP and USBODM are tristated, and the USB controller appears to other devices on the USB bus as if it has been disconnected. This is the default so the USB controller appears disconnected until the SOFTCONN bit has been set. The application software can then choose when to set the PHY into its normal mode. Systems with a lengthy initialization procedure may use this to ensure that initialization is complete and the system is ready to perform enumeration before connecting to the USB. Once the SOFTCONN bit has been set, the USB controller can be disconnected by clearing this bit.

Note: The USB controller does not generate an interrupt when the device is connected to the host. However, an interrupt is generated when the host terminates a session.

20.2.2 Operation as a Host

When the Stellaris[®] USB controller is operating in host mode, it can either be used for point-to-point communications with another USB device or, when attached to a hub, for communication with multiple devices. Full-speed and low-speed USB devices are supported, both for point-to-point communication and for operation through a hub. The USB controller automatically carries out the necessary transaction translation needed to allow a low-speed or full-speed device to be used with a USB 2.0 hub. Control, bulk, isochronous, and interrupt transactions are supported. This section describes the USB controller's actions when it is being used as a USB host. Configuration of IN endpoints, OUT endpoints, entry into and exit from Suspend mode, and reset are all described.

When in host mode, IN transactions are controlled by an endpoint's receive interface. All IN transactions use the receive endpoint registers and all OUT endpoints use the transmit endpoint registers for a given endpoint. As in device mode, the FIFOs for endpoints should take into account the maximum packet size for an endpoint.

- **Bulk**. Bulk endpoints should be sized to be multiples of the maximum packet size (up to 64 bytes). For instance, if maximum packet size is 64 bytes, the FIFO should be configured to a multiple of 64-byte packets (64, 128, 192, or 256 bytes). This allows for efficient use of double buffering or packet splitting (described further in the following sections).
- Interrupt. Interrupt endpoints should be the size of the maximum packet (up to 64 bytes) or twice the maximum packet size if double buffering is used.
- Isochronous. Isochronous endpoints are more flexible and can be up to 1023 bytes.
- Control. It is also possible to specify a separate control endpoint to communicate with a device. However, in most cases the USB controller should use the dedicated control endpoint to communicate with a device's endpoint 0.

20.2.2.1 Endpoints

The endpoint registers are used to control the USB endpoint interfaces used to communicate with device(s) that are connected. There is a dedicated control IN endpoint, a dedicated control OUT endpoint, three configurable OUT endpoints, and three configurable IN endpoints.

The dedicated control interface can only be used for control transactions to endpoint 0 of devices. These control transactions are used during enumeration or other control functions that communicate using endpoint 0 of devices. This control endpoint shares the first 64 bytes of the USB controller's FIFO RAM for IN and OUT transactions. The remaining IN and OUT interfaces can be configured to communicate with control, bulk, interrupt, or isochronous device endpoints.

These USB interfaces can be used to simultaneously schedule as many as three independent OUT and three independent IN transactions to any endpoints on any device. The IN and OUT controls are paired in three sets of registers. However, they can be configured to communicate with different types of endpoints and different endpoints on devices. For example, the first pair of endpoint controls can be split so that the OUT portion is communicating with a device's bulk OUT endpoint 1, while the IN portion is communicating with a device's interrupt IN endpoint 2.

Before accessing any device, whether for point-to-point communications or for communications via a hub, the relevant **USBRXFUNCADDRn** or **USBTXFUNCADDRn** registers need to be set for each receive or transmit endpoint to record the address of the device being accessed.

The USB controller also supports connections to devices through a USB hub by providing a register that specifies the hub address and port of each USB transfer. The FIFO address and size are customizable and can be specified for each USB IN and OUT transfer. This includes allowing one FIFO per transaction, sharing a FIFO across transactions, and allowing for double-buffered FIFOs.

20.2.2.2 IN Transactions as a Host

IN transactions are handled in a similar manner to the way in which OUT transactions are handled when the USB controller is in Device mode except that the transaction first needs to be initiated by setting the REQPKT bit in **USBCSRLO**. This indicates to the transaction scheduler that there is an active transaction on this endpoint. The transaction scheduler then sends an IN token to the target device. When the packet is received and placed in the receive FIFO, the RXRDY bit in **USBCSRLO** is set and the appropriate receive endpoint interrupt is signaled to indicate that a packet can now be unloaded from the FIFO.

When the packet has been unloaded, RXRDY should be cleared. The AUTOCL bit in the USBRXCSRHn register can be used to have RXRDY automatically cleared when a maximum-sized packet has been unloaded from the FIFO. There is also an AUTORQ bit in USBRXCSRHn which causes the REQPKT bit to be automatically set when the RXRDY bit is cleared. The AUTOCL and

AUTORQ bits can be used with µDMA accesses to perform complete bulk transfers without main processor intervention. When the RXRDY bit is cleared, the controller will send an acknowledge to the device. When there is a known number of packets to be transferred, the **USBRQPKTCOUNTn** register associated with the endpoint should be set to the number of packets to be transferred. The USB controller decrements the value in the **USBRQPKTCOUNTn** register following each request. When the **USBRQPKTCOUNTn** value decrements to 0, the AUTORQ bit is cleared to prevent any further transactions being attempted. For cases where the size of the transfer is unknown, **USBRQPKTCOUNTn** should be left set to zero. AUTORQ then remains set until cleared by the reception of a short packet (that is, less than MaxP) such as may occur at the end of a bulk transfer.

If the device responds to a bulk or interrupt IN token with a NAK, the USB host controller keeps retrying the transaction until any NAK Limit that has been set has been reached. If the target device responds with a STALL, however, the USB host controller does not retry the transaction but interrupts the CPU with the STALLED bit in the **USBCSRL0** register set. If the target device does not respond to the IN token within the required time, or there was a CRC or bit-stuff error in the packet, the USB host controller retries the transaction. If after three attempts the target device has still not responded, the USB host controller clears the REQPKT bit and interrupts the CPU by setting the ERROR bit in the **USBCSRL0** register.

20.2.2.3 Out Transactions as a Host

OUT transactions are handled in a similar manner to the way in which IN transactions are handled when the USB controller is in Device mode. The TXRDY bit in the USBTXCSRLn register needs to be set as each packet is loaded into the transmit FIFO. Again, setting the AUTOSET bit in the USBTXCSRHn register automatically sets TXRDY when a maximum-sized packet has been loaded into the FIFO. Furthermore, AUTOSET can be used with a µDMA controller to perform complete bulk transfers without software intervention.

If the target device responds to the OUT token with a NAK, the USB host controller keeps retrying the transaction until the NAK Limit that has been set has been reached. However, if the target device responds with a STALL, the USB controller does not retry the transaction but interrupts the main processor by setting the STALLED bit in the **USBTXCSRLn** register. If the target device does not respond to the OUT token within the required time, or there was a CRC or bit-stuff error in the packet, the USB host controller retries the transaction. If after three attempts the target device has still not responded, the USB controller flushes the FIFO and interrupts the main processor by setting the ERROR bit in the **USBTXCSRLn** register.

20.2.2.4 Transaction Scheduling

Scheduling of transactions is handled automatically by the USB host controller. The host controller allows configuration of the endpoint communication scheduling based on the type of endpoint transaction. Interrupt transactions can be scheduled to occur in the range of every frame to every 255 frames in 1 frame increments. Bulk endpoints do not allow scheduling parameters, but do allow for a NAK timeout in the event an endpoint on a device is not responding. Isochronous endpoints can be scheduled from every frame to every 2^{16} frames, in powers of 2.

The USB controller maintains a frame counter. If the target device is a full-speed device, the USB controller automatically sends an SOF packet at the start of each frame and increments the frame counter. If the target device is a low-speed device, a 'K' state is transmitted on the bus to act as a "keep-alive" to stop the low-speed device from going into Suspend mode.

After the SOF packet has been transmitted, the USB host controller cycles through all the configured endpoints looking for active transactions. An active transaction is defined as a receive endpoint for which the REQPKT bit is set or a transmit endpoint for which the TXRDY bit and/or the FIFONE bit is set.

An active isochronous or interrupt transaction starts only if it is found on the first transaction scheduler cycle of a frame and if the interval counter for that endpoint has counted down to zero. This ensures that only one interrupt or isochronous transaction occurs per endpoint every n frames, where n is the interval set via the **USBTXINTERVALn** or **USBRXINTERVALn** register for that endpoint.

An active bulk transaction starts immediately, provided there is sufficient time left in the frame to complete the transaction before the next SOF packet is due. If the transaction needs to be retried (for example, because a NAK was received or the target device did not respond), then the transaction is not retried until the transaction scheduler has first checked all the other endpoints for active transactions. This ensures that an endpoint that is sending a lot of NAKs does not block other transactions on the bus. The core also allows the user to specify a limit to the length of time for NAKs to be received from a target device before the endpoint times out.

20.2.2.5 USB Hubs

The following setup requirements apply to the USB host controller only if it is used with a USB hub. When a full- or low-speed device is connected to the USB controller via a USB 2.0 hub, details of the hub address and the hub port also need to be recorded in the corresponding **USBRXHUBADDRn** and **USBRXHUBPORTn** or the **USBTXHUBADDRn** and **USBTXHUBPORTn** registers. In addition, the speed at which the device operates (full or low) needs to be recorded in the **USBTYPE0** (endpoint 0), **USBTXTYPEn**, or **USBRXTYPEn** registers for each endpoint that is accessed by the device.

For hub communications, the settings in these registers record the current allocation of the endpoints to the attached USB devices. To maximize the number of devices supported, the USB host controller allows this allocation to be changed dynamically by simply updating the address and speed information recorded in these registers. Any changes in the allocation of endpoints to device functions need to be made following the completion of any on-going transactions on the endpoints affected.

20.2.2.6 Babble

The USB host controller does not start a transaction until the bus has been inactive for at least the minimum inter-packet delay. It also does not start a transaction unless it can be finished before the end of the frame. If the bus is still active at the end of a frame, then the USB host controller assumes that the target device to which it is connected has malfunctioned and the USB controller suspends all transactions and generates a babble interrupt.

20.2.2.7 Host Suspend

If the SUSPEND bit in the **USBPOWER** register is set, the USB host controller completes the current transaction then stops the transaction scheduler and frame counter. No further transactions are started and no SOF packets are generated.

To exit Suspend mode, the RESUME bit is set and the SUSPEND bit is cleared. While the RESUME bit is High, the USB host controller generates Resume signaling on the bus. After 20 ms, the RESUME bit should be cleared, at which point the frame counter and transaction scheduler start. The host supports the detection of a remote wake-up.

20.2.2.8 USB Reset

If the RESET bit in the **USBPOWER** register is set, the USB host controller generates USB Reset signaling on the bus. The RESET bit should be set for at least 20 ms to ensure correct resetting of the target device. After the CPU has cleared the bit, the USB host controller starts its frame counter and transaction scheduler.

20.2.2.9 Connect/Disconnect

A session is started by setting the SESSION bit in the **USBDEVCTL** register. This enables the USB controller to wait for a device to be connected. When a device is detected, a connect interrupt is generated. The speed of the device that has been connected can be determined by reading the **USBDEVCTL** register where the FSDEV bit is High for a full-speed device and the LSDEV bit is High for a low-speed device. The USB controller should generate a reset to the device and then the USB host controller can begin device enumeration. If the device is disconnected while a session is in progress, a disconnect interrupt is generated.

20.2.3 OTG Mode

In order to conserve power, the USB On-The-Go (OTG) supplement allows VBus to only be powered up when required and to be turned off when the bus is not in use. VBus is always supplied by the A device on the bus. The USB OTG controller determines whether it is the A device or the B device by sampling the ID input from the PHY. This signal is pulled Low when an A-type plug is sensed (signifying that the USB OTG controller should act as the A device) but taken High when a B-type plug is sensed (signifying that the USB controller is a B device).

20.2.3.1 Starting a Session

When the USB OTG controller needs to start a session, the SESSION bit should be set in the USBDEVCTL register. The USB OTG controller then enables ID pin sensing. The ID input is either taken Low if an A-type connection is detected or High if a B-type connection is detected. The DEV bit in the USBDEVCTL register is also set to indicate whether the USB OTG controller has adopted the role of the A device or the B device.

If the USB OTG controller is the A device, then the USB OTG controller enters Host mode (the A device is always the default host), turns on VBus, and waits for VBus to go above the VBus Valid threshold, as indicated by the VBUS bit in the **USBDEVCTL** register going to 0x3. The USB OTG controller then waits for a peripheral to be connected. When a peripheral is detected, a Connect interrupt is signaled and either the FSDEV or LSDEV bit in the **USBDEVCTL** register is set, depending whether a full-speed or a low-speed peripheral is detected. The USB controller then issues a reset to the connected device. The SESSION bit in the **USBDEVCTL** register is cleared to end a session. The USB OTG controller will also automatically end the session if babble is detected.

If the USB OTG controller is the B device, then the USB OTG controller requests a session using the Session Request Protocol defined in the USB On-The-Go supplement, that is, it will first discharge VBus. Then when VBus has gone below the Session End threshold (VBUS bit in the **USBDEVCTL** register goes to 0x0) and the line state has been a single-ended zero for > 2 ms, the USB OTG controller pulses the data line, then pulses VBus. At the end of the session, the SESSION bit is cleared either by the USB OTG controller or by the application software. The USB OTG controller then causes the PHY to switch out the pull-up resistor on D+. This signals the A device to end the session.

20.2.3.2 Detecting Activity

When the other device of the OTG set-up wishes to start a session, it either raises VBus above the Session Valid threshold if it is the A device, or if it is the B device, it pulses the data line then pulses VBus. Depending on which of these actions happens, the USB controller can determine whether it is the A device or the B device in the current set-up and act accordingly. If VBus is raised above the Session Valid threshold, then the USB controller is the B device. The USB controller sets the SESSION bit in the USBDEVCTL register. When Reset signaling is detected on the bus, a Reset interrupt is signaled, which is interpreted as the start of a session.

The USB controller is in device mode at this point as the B device is the default mode. At the end of the session, the A device turns off the power to VBus. When VBus drops below the Session Valid threshold, the USB controller detects this and clears the SESSION bit to indicate that the session has ended. This causes a disconnect interrupt to be signaled. If data line and VBus pulsing is detected, then the USB controller is the A device. It generates a Session Request interrupt to indicate that the B device is requesting a session. The SESSION bit in the **USBDEVCTL** register should then be set to start a session.

20.2.3.3 Host Negotiation

When the USB controller is the A device, ID is Low, and it automatically enters Host mode when a session starts. When the USB controller is the B device, ID is High, and it automatically enters Device mode when a session starts. However, the CPU can request that the USB controller become the host by setting the HOSTREQ bit in the USBDEVCTL register. This bit can be set either at the same time as requesting a Session Start by setting the SESSION bit in the USBDEVCTL register, or at any time after a session has started. When the USB controller next enters Suspend mode, assuming the HOSTREQ bit remains set, it enters Host mode and begins host negotiation (as specified in the USB On-The-Go supplement) by causing the PHY to disconnect the pull-up resistor on the D+ line. This causes the A device to switch to Device mode and connect its own pull-up resistor. When the USB controller detects this, it generates a Connect interrupt. It also sets the RESET bit in the USBPOWER register to begin resetting the A device. The USB controller begins this reset sequence automatically to ensure that reset is started as required within 1 ms of the A device connecting its pull-up resistor. The main processor should wait at least 20 ms, then clear the RESET bit and enumerate the A device.

When the USB OTG controller B device has finished using the bus, it goes into Suspend mode by setting the SUSPEND bit in the **USBPOWER** register. The A device detects this and either terminates the session or reverts to Host mode. If the A device is USB OTG controller, it generates a Disconnect interrupt.

20.2.4 DMA Operation

The USB peripheral provides an interface connected to the μ DMA controller. The DMA operation of the USB is enabled through the **USBTXCSRHn** and **USBRXCSRHn** registers, for the TX and RX channels respectively. When DMA operation is enabled, the USB asserts a DMA request on the enabled receive or transmit channel when the associated FIFO can transfer data. When either FIFO can transfer data, the burst request for that channel is asserted. The μ DMA channel must be configured with an arbitration size that matches the size of the USB FIFO, and the size of the μ DMA transfer must be restricted to whole multiples of the size of the USB FIFO. Both read and write transfers of the USB FIFOs using μ DMA should be configured in this manner. For example, if the USB endpoint is configured with a FIFO size of 64 bytes, the μ DMA channel must be configured with an arbitration size of 64. The μ DMA channel can be used to transfer 64 bytes to or from the endpoint FIFO. If the number of bytes to transfer is less than 64, then a programmed I/O method must be used to copy the data to or from the FIFO.

If DMA is enabled, then the μ DMA controller triggers an interrupt when a transfer is complete. The interrupt occurs on the USB interrupt vector. Therefore, if interrupts are used for USB operation and DMA is enabled, the USB interrupt handler must be designed to handle the μ DMA completion interrupt.

Care must be taken when using a DMA to unload the receive FIFO as data is read from the receive FIFO in 4 byte chunks regardless of the RxMaxP bit in the **USBRXCSRHn** register. The RXRDY bit is cleared as follows.

Table 20-1. Remainder (RxMaxP/4)

Value	Description
0	RxMaxP = 64 bytes
1	RxMaxP = 61 bytes
2	RxMaxP = 62 bytes
3	RxMaxP = 63 bytes

Table 20-2. Actual Bytes Read

Value	Description
0	RxMaxP
1	RxMaxP+3
2	RxMaxP+2
3	RxMaxP+1

Table 20-3. Packet Sizes That Will Clear RXRDY

Value	Description
0	RxMaxP, RxMaxP-1, RxMaxP-2, RxMaxP-3
1	RxMaxP
2	RxMaxP, RxMaxP-1
3	RxMaxP, RxMaxP-1, RxMaxP-2

To enable DMA operation for the endpoint receive channel, the DMAEN bit of the **USBRXCSRHn** register should be set. To enable DMA operation for the endpoint transmit channel, the DMAEN bit of the **USBTXCSRHn** register should be set.

See "Micro Direct Memory Access (µDMA)" on page 226 for more details about programming the µDMA controller.

20.3 Initialization and Configuration

To use the USB Controller, the peripheral clock must be enabled by via the **RCGC2** register. See page 179. In addition, the clock to the appropriate GPIO module must be enabled via the **RCGC2** register in the System Control module. See page 179. To find out which GPIO port to enable, refer to Table 25-5 on page 991.

The initial configuration in all cases requires that the processor enable the USB controller and USB controller's physical layer interface (PHY) before setting any registers. The next step is to enable the USB PLL so that the correct clocking is provided to the PHY. To ensure that voltage is not supplied to the bus incorrectly, the external power control signal, USB0EPEN, should be de-asserted on start up. This requires setting the USB0EPEN and USB0PFLT pins to be controlled by the USB controller and not have their default GPIO behavior.

The VBUS sense and ID pins (USB0VBUS and USB0ID) do not require any configuration as they are dedicated pins for the USB controller. In OTG mode, these pins directly connect to the USB connector's VBUS and ID signals. In Host and Device modes, these pins must be tied to appropriate voltage levels. USB0VBUS must be tied to 5 V (4.75-5.25V). USB0ID must be tied Low for USB Host operation or tied High for USB Device Operation. These pins should not be used as GPIOs while using the USB controller as it may cause unexpected behavior in the controller.

20.3.1 Pin Configuration

When using the device controller portion of the USB controller in a system that also provides host functionality, the power to VBUS must be disabled to allow the external host controller to supply power. Usually, the USB0EPEN signal is used to control the external regulator and should be de-asserted to avoid having two devices driving the USB0VBUS power pin on the USB connector.

When the USB controller is acting as a host, it is in control of two signals that are attached to an external voltage supply that provides power to VBUS. The host controller uses the USB0EPEN signal to enable or disable power to the USB0VBUS pin on the USB connector. There is also an input pin, USB0PFLT, which provides feedback when there has been a power fault on VBUS. The USB0PFLT signal can be configured to either automatically de-assert the USB0EPEN signal to disable power, and/or it can generate an interrupt to the main processor to allow it to handle the power fault condition. The polarity and actions related to both USB0EPEN and USB0PFLT are fully configurable in the USB controller. The controller also provides interrupts on device insertion and removal to allow the host controller code to respond to these external events.

20.3.2 Endpoint Configuration

In order to start communication on host or device mode, the endpoint registers must first be configured. In Host mode, this provides a connection between an endpoint register and an endpoint on a device. In Device mode, this provides the setup for a given endpoint before enumerating to the host controller.

In both cases, the endpoint 0 configuration is limited as this is a fixed function, fixed FIFO size endpoint. In Device and Host modes, the endpoint requires little setup but does require a software-based state machine to progress through the setup, data, and status phases of a standard control transaction. In Device mode, the configuration of the remaining endpoints is done once before enumerating and then only changed if an alternate configuration is selected by the host controller. In Host mode, the endpoints must be configured to operate as control, bulk, interrupt or isochronous mode. Once the type of endpoint is configured, a FIFO area must be assigned to each endpoint. In the case of bulk, control and interrupt endpoints, each has a maximum of 64 bytes per transaction. Isochronous endpoints can have packets with up to 1023 bytes per packet. In either mode, the maximum packet size for the given endpoint must be set prior to sending or receiving data.

Configuring each endpoint's FIFO involves reserving a portion of the overall USB FIFO RAM to each endpoint. The total FIFO RAM available is 4 Kbytes with the first 64 bytes in use by endpoint 0. The endpoint's FIFO does not have to be the same size as the maximum packet size in all cases as the controller can automatically split for bulk transactions if the FIFO is larger than the maximum packet size. The FIFO can also be configured as a double-buffered FIFO so that interrupts occur at the end of each packet and allow filling the other half of the FIFO.

If operating as a device, the USB device controllers' soft connect should be enabled when the device is ready to start communications. This indicates to the host controller that the device is ready to start the enumeration process. If operating as a host controller, the device soft connect should be disabled and power should be provided to VBUS via the USB0EPEN signal.

20.4 Register Map

Table 20-4 on page 787 lists the registers. All addresses given are relative to the USB base address of 0x4005.0000. Note that the USB controller clock must be enabled before the registers can be programmed (see page 179).

Table 20-4. Universal Serial Bus (USB) Controller Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	USBFADDR	R/W	0x00	USB Device Functional Address	791
0x001	USBPOWER	R/W	0x20	USB Power	792
0x002	USBTXIS	RO	0x0000	USB Transmit Interrupt Status	794
0x004	USBRXIS	RO	0x0000	USB Receive Interrupt Status	795
0x006	USBTXIE	R/W	0x000F	USB Transmit Interrupt Enable	796
0x008	USBRXIE	R/W	0x000E	USB Receive Interrupt Enable	797
0x00A	USBIS	RO	0x00	USB General Interrupt Status	798
0x00B	USBIE	R/W	0x06	USB Interrupt Enable	800
0x00C	USBFRAME	RO	0x0000	USB Frame Value	802
0x00E	USBEPIDX	R/W	0x00	USB Endpoint Index	803
0x00F	USBTEST	R/W	0x00	USB Test Mode	804
0x020	USBFIFO0	R/W	0x0000.0000	USB FIFO Endpoint 0	806
0x024	USBFIFO1	R/W	0x0000.0000	USB FIFO Endpoint 1	806
0x028	USBFIFO2	R/W	0x0000.0000	USB FIFO Endpoint 2	806
0x02C	USBFIFO3	R/W	0x0000.0000	USB FIFO Endpoint 3	806
0x060	USBDEVCTL	R/W	0x80	USB Device Control	807
0x062	USBTXFIFOSZ	R/W	0x00	USB Transmit Dynamic FIFO Sizing	810
0x063	USBRXFIFOSZ	R/W	0x00	USB Receive Dynamic FIFO Sizing	810
0x064	USBTXFIFOADD	R/W	0x0000	USB Transmit FIFO Start Address	811
0x066	USBRXFIFOADD	R/W	0x0000	USB Receive FIFO Start Address	811
0x07A	USBCONTIM	R/W	0x5C	USB Connect Timing	812
0x07B	USBVPLEN	R/W	0x3C	USB OTG VBus Pulse Timing	813
0x07D	USBFSEOF	R/W	0x77	USB Full-Speed Last Transaction to End of Frame Timing	814
0x07E	USBLSEOF	R/W	0x72	USB Low-Speed Last Transaction to End of Frame Timing	815
0x080	USBTXFUNCADDR0	R/W	0x00	USB Transmit Functional Address Endpoint 0	816
0x082	USBTXHUBADDR0	R/W	0x00	USB Transmit Hub Address Endpoint 0	817
0x083	USBTXHUBPORT0	R/W	0x00	USB Transmit Hub Port Endpoint 0	818
0x088	USBTXFUNCADDR1	R/W	0x00	USB Transmit Functional Address Endpoint 1	816
0x08A	USBTXHUBADDR1	R/W	0x00	USB Transmit Hub Address Endpoint 1	817
0x08B	USBTXHUBPORT1	R/W	0x00	USB Transmit Hub Port Endpoint 1	818
0x08C	USBRXFUNCADDR1	R/W	0x00	USB Receive Functional Address Endpoint 1	819

0x08E USBRXHUBADDR1 R/W 0x00 USB Receive Hub Address Endpoint 1 0x08F USBRXHUBPORT1 R/W 0x00 USB Receive Hub Port Endpoint 1 0x090 USBTXFUNCADDR2 R/W 0x00 USB Transmit Functional Address Endpoint 2 0x092 USBTXHUBADDR2 R/W 0x00 USB Transmit Hub Address Endpoint 2 0x093 USBTXHUBPORT2 R/W 0x00 USB Receive Functional Address Endpoint 2 0x094 USBRXHUBADDR2 R/W 0x00 USB Receive Hub Address Endpoint 2 0x096 USBRXHUBADDR2 R/W 0x00 USB Receive Hub Address Endpoint 2 0x097 USBRXHUBPORT2 R/W 0x00 USB Receive Hub Port Endpoint 2 0x098 USBTXHUBADDR3 R/W 0x00 USB Transmit Functional Address Endpoint 3 0x099 USBRXHUBPORT3 R/W 0x00 USB Receive Functional Address Endpoint 3 0x090 USBRXHUBADDR3 R/W 0x00 USB Receive Functional Address Endpoint 3 0x09E USBRXHUBADDR3 R/W 0x00 USB Receive Hub Address Endpoint 3 <	820 821 816 817 818 819 820 821 816 817 818
0x090 USBTXFUNCADDR2 R/W 0x00 USB Transmit Functional Address Endpoint 2 0x092 USBTXHUBADDR2 R/W 0x00 USB Transmit Hub Address Endpoint 2 0x093 USBTXHUBPORT2 R/W 0x00 USB Receive Functional Address Endpoint 2 0x094 USBRXFUNCADDR2 R/W 0x00 USB Receive Functional Address Endpoint 2 0x096 USBRXHUBADDR2 R/W 0x00 USB Receive Hub Address Endpoint 2 0x097 USBRXHUBPORT2 R/W 0x00 USB Receive Hub Port Endpoint 2 0x098 USBTXFUNCADDR3 R/W 0x00 USB Transmit Functional Address Endpoint 3 0x09A USBTXHUBADDR3 R/W 0x00 USB Transmit Hub Address Endpoint 3 0x09B USBRXFUNCADDR3 R/W 0x00 USB Receive Functional Address Endpoint 3 0x09C USBRXHUBADDR3 R/W 0x00 USB Receive Hub Address Endpoint 3 0x09F USBRXHUBPORT3 R/W 0x00 USB Receive Hub Port Endpoint 3 0x102 USBCSRL0 W1C 0x00 USB Control and Status Endpoint 0 Low 0x103 USBCSRH0 W1C 0x00	816 817 818 819 820 821 816 817
0x092 USBTXHUBADDR2 R/W 0x00 USB Transmit Hub Address Endpoint 2 0x093 USBTXHUBPORT2 R/W 0x00 USB Transmit Hub Port Endpoint 2 0x094 USBRXFUNCADDR2 R/W 0x00 USB Receive Functional Address Endpoint 2 0x096 USBRXHUBADDR2 R/W 0x00 USB Receive Hub Address Endpoint 2 0x097 USBRXHUBPORT2 R/W 0x00 USB Receive Hub Port Endpoint 2 0x098 USBTXFUNCADDR3 R/W 0x00 USB Transmit Functional Address Endpoint 3 0x09A USBTXHUBADDR3 R/W 0x00 USB Transmit Hub Address Endpoint 3 0x09B USBRXFUNCADDR3 R/W 0x00 USB Receive Functional Address Endpoint 3 0x09C USBRXHUBADDR3 R/W 0x00 USB Receive Hub Address Endpoint 3 0x09F USBRXHUBPORT3 R/W 0x00 USB Receive Hub Port Endpoint 3 0x102 USBCSRL0 W1C 0x00 USB Control and Status Endpoint 0 Low 0x103 USBCSRH0 W1C 0x00 USB Receive Byte Count Endpoint 0 0x10A USBNAKLMT R/W 0x00 USB NAK Limit	817 818 819 820 821 816 817
0x093USBTXHUBPORT2R/W0x00USB Transmit Hub Port Endpoint 20x094USBRXFUNCADDR2R/W0x00USB Receive Functional Address Endpoint 20x096USBRXHUBADDR2R/W0x00USB Receive Hub Address Endpoint 20x097USBRXHUBPORT2R/W0x00USB Receive Hub Port Endpoint 20x098USBTXFUNCADDR3R/W0x00USB Transmit Functional Address Endpoint 30x09AUSBTXHUBADDR3R/W0x00USB Transmit Hub Address Endpoint 30x09BUSBTXHUBPORT3R/W0x00USB Receive Functional Address Endpoint 30x09CUSBRXFUNCADDR3R/W0x00USB Receive Hub Address Endpoint 30x09EUSBRXHUBADDR3R/W0x00USB Receive Hub Address Endpoint 30x09FUSBRXHUBPORT3R/W0x00USB Receive Hub Port Endpoint 30x102USBCSRL0W1C0x00USB Control and Status Endpoint 0 Low0x103USBCSRH0W1C0x00USB Control and Status Endpoint 0 High0x108USBCOUNT0RO0x00USB Receive Byte Count Endpoint 00x10AUSBTYPE0R/W0x00USB NAK Limit0x10BUSBNAKLMTR/W0x00USB NAK Limit0x110USBTXMAXP1R/W0x0000USB Maximum Transmit Data Endpoint 1	818 819 820 821 816 817 818
0x094USBRXFUNCADDR2R/W0x00USB Receive Functional Address Endpoint 20x096USBRXHUBADDR2R/W0x00USB Receive Hub Address Endpoint 20x097USBRXHUBPORT2R/W0x00USB Receive Hub Port Endpoint 20x098USBTXFUNCADDR3R/W0x00USB Transmit Functional Address Endpoint 30x09AUSBTXHUBADDR3R/W0x00USB Transmit Hub Address Endpoint 30x09BUSBRXHUBPORT3R/W0x00USB Receive Functional Address Endpoint 30x09CUSBRXHUBADDR3R/W0x00USB Receive Hub Address Endpoint 30x09EUSBRXHUBPORT3R/W0x00USB Receive Hub Port Endpoint 30x102USBCSRL0W1C0x00USB Control and Status Endpoint 0 Low0x103USBCSRH0W1C0x00USB Control and Status Endpoint 0 High0x108USBCOUNT0RO0x00USB Receive Byte Count Endpoint 00x10AUSBTYPE0R/W0x00USB Type Endpoint 00x10BUSBNAKLMTR/W0x00USB NAK Limit0x110USBTXMAXP1R/W0x0000USB Maximum Transmit Data Endpoint 1	819 820 821 816 817 818
0x096USBRXHUBADDR2R/W0x00USB Receive Hub Address Endpoint 20x097USBRXHUBPORT2R/W0x00USB Receive Hub Port Endpoint 20x098USBTXFUNCADDR3R/W0x00USB Transmit Functional Address Endpoint 30x09AUSBTXHUBADDR3R/W0x00USB Transmit Hub Address Endpoint 30x09BUSBTXHUBPORT3R/W0x00USB Receive Functional Address Endpoint 30x09CUSBRXFUNCADDR3R/W0x00USB Receive Functional Address Endpoint 30x09EUSBRXHUBADDR3R/W0x00USB Receive Hub Address Endpoint 30x09FUSBRXHUBPORT3R/W0x00USB Receive Hub Port Endpoint 30x102USBCSRL0W1C0x00USB Control and Status Endpoint 0 Low0x103USBCSRH0W1C0x00USB Control and Status Endpoint 0 High0x108USBCOUNTORO0x00USB Receive Byte Count Endpoint 00x10AUSBTYPE0R/W0x00USB Type Endpoint 00x10BUSBNAKLMTR/W0x00USB NAK Limit0x110USBTXMAXP1R/W0x0000USB Maximum Transmit Data Endpoint 1	820 821 816 817 818
0x097USBRXHUBPORT2R/W0x00USB Receive Hub Port Endpoint 20x098USBTXFUNCADDR3R/W0x00USB Transmit Functional Address Endpoint 30x09AUSBTXHUBADDR3R/W0x00USB Transmit Hub Address Endpoint 30x09BUSBTXHUBPORT3R/W0x00USB Transmit Hub Port Endpoint 30x09CUSBRXFUNCADDR3R/W0x00USB Receive Functional Address Endpoint 30x09EUSBRXHUBADDR3R/W0x00USB Receive Hub Address Endpoint 30x09FUSBRXHUBPORT3R/W0x00USB Receive Hub Port Endpoint 30x102USBCSRL0W1C0x00USB Control and Status Endpoint 0 Low0x103USBCSRH0W1C0x00USB Control and Status Endpoint 0 High0x108USBCOUNT0RO0x00USB Receive Byte Count Endpoint 00x10AUSBTYPE0R/W0x00USB Type Endpoint 00x10BUSBNAKLMTR/W0x00USB NAK Limit0x110USBTXMAXP1R/W0x0000USB Maximum Transmit Data Endpoint 1	821 816 817 818
0x098USBTXFUNCADDR3R/W0x00USB Transmit Functional Address Endpoint 30x09AUSBTXHUBADDR3R/W0x00USB Transmit Hub Address Endpoint 30x09BUSBTXHUBPORT3R/W0x00USB Transmit Hub Port Endpoint 30x09CUSBRXFUNCADDR3R/W0x00USB Receive Functional Address Endpoint 30x09EUSBRXHUBADDR3R/W0x00USB Receive Hub Address Endpoint 30x09FUSBRXHUBPORT3R/W0x00USB Receive Hub Port Endpoint 30x102USBCSRL0W1C0x00USB Control and Status Endpoint 0 Low0x103USBCSRH0W1C0x00USB Control and Status Endpoint 0 High0x108USBCOUNT0RO0x00USB Receive Byte Count Endpoint 00x10AUSBTYPE0R/W0x00USB Type Endpoint 00x10BUSBNAKLMTR/W0x00USB NAK Limit0x110USBTXMAXP1R/W0x0000USB Maximum Transmit Data Endpoint 1	816 817 818
0x09AUSBTXHUBADDR3R/W0x00USB Transmit Hub Address Endpoint 30x09BUSBTXHUBPORT3R/W0x00USB Transmit Hub Port Endpoint 30x09CUSBRXFUNCADDR3R/W0x00USB Receive Functional Address Endpoint 30x09EUSBRXHUBADDR3R/W0x00USB Receive Hub Address Endpoint 30x09FUSBRXHUBPORT3R/W0x00USB Receive Hub Port Endpoint 30x102USBCSRL0W1C0x00USB Control and Status Endpoint 0 Low0x103USBCSRH0W1C0x00USB Control and Status Endpoint 0 High0x108USBCOUNT0RO0x00USB Receive Byte Count Endpoint 00x10AUSBTYPE0R/W0x00USB Type Endpoint 00x10BUSBNAKLMTR/W0x00USB NAK Limit0x110USBTXMAXP1R/W0x0000USB Maximum Transmit Data Endpoint 1	817 818
0x09BUSBTXHUBPORT3R/W0x00USB Transmit Hub Port Endpoint 30x09CUSBRXFUNCADDR3R/W0x00USB Receive Functional Address Endpoint 30x09EUSBRXHUBADDR3R/W0x00USB Receive Hub Address Endpoint 30x09FUSBRXHUBPORT3R/W0x00USB Receive Hub Port Endpoint 30x102USBCSRL0W1C0x00USB Control and Status Endpoint 0 Low0x103USBCSRH0W1C0x00USB Control and Status Endpoint 0 High0x108USBCOUNTORO0x00USB Receive Byte Count Endpoint 00x10AUSBTYPE0R/W0x00USB Type Endpoint 00x10BUSBNAKLMTR/W0x00USB NAK Limit0x110USBTXMAXP1R/W0x0000USB Maximum Transmit Data Endpoint 1	818
0x09C USBRXFUNCADDR3 R/W 0x00 USB Receive Functional Address Endpoint 3 0x09E USBRXHUBADDR3 R/W 0x00 USB Receive Hub Address Endpoint 3 0x09F USBRXHUBPORT3 R/W 0x00 USB Receive Hub Port Endpoint 3 0x102 USBCSRL0 W1C 0x00 USB Control and Status Endpoint 0 Low 0x103 USBCSRH0 W1C 0x00 USB Control and Status Endpoint 0 High 0x108 USBCOUNT0 RO 0x00 USB Receive Byte Count Endpoint 0 0x10A USBTYPE0 R/W 0x00 USB Type Endpoint 0 0x10B USBNAKLMT R/W 0x00 USB NAK Limit 0x110 USBTXMAXP1 R/W 0x0000 USB Maximum Transmit Data Endpoint 1	
0x09E USBRXHUBADDR3 R/W 0x00 USB Receive Hub Address Endpoint 3 0x09F USBRXHUBPORT3 R/W 0x00 USB Receive Hub Port Endpoint 3 0x102 USBCSRL0 W1C 0x00 USB Control and Status Endpoint 0 Low 0x103 USBCSRH0 W1C 0x00 USB Control and Status Endpoint 0 High 0x108 USBCOUNT0 RO 0x00 USB Receive Byte Count Endpoint 0 0x10A USBTYPE0 R/W 0x00 USB Type Endpoint 0 0x10B USBNAKLMT R/W 0x00 USB NAK Limit 0x110 USBTXMAXP1 R/W 0x0000 USB Maximum Transmit Data Endpoint 1	810
0x09F USBRXHUBPORT3 R/W 0x00 USB Receive Hub Port Endpoint 3 0x102 USBCSRL0 W1C 0x00 USB Control and Status Endpoint 0 Low 0x103 USBCSRH0 W1C 0x00 USB Control and Status Endpoint 0 High 0x108 USBCOUNT0 RO 0x00 USB Receive Byte Count Endpoint 0 0x10A USBTYPE0 R/W 0x00 USB Type Endpoint 0 0x10B USBNAKLMT R/W 0x00 USB NAK Limit 0x110 USBTXMAXP1 R/W 0x0000 USB Maximum Transmit Data Endpoint 1	013
0x102 USBCSRL0 W1C 0x00 USB Control and Status Endpoint 0 Low 0x103 USBCSRH0 W1C 0x00 USB Control and Status Endpoint 0 High 0x108 USBCOUNT0 RO 0x00 USB Receive Byte Count Endpoint 0 0x10A USBTYPE0 R/W 0x00 USB Type Endpoint 0 0x10B USBNAKLMT R/W 0x00 USB NAK Limit 0x110 USBTXMAXP1 R/W 0x0000 USB Maximum Transmit Data Endpoint 1	820
0x103 USBCSRH0 W1C 0x00 USB Control and Status Endpoint 0 High 0x108 USBCOUNTO RO 0x00 USB Receive Byte Count Endpoint 0 0x10A USBTYPE0 R/W 0x00 USB Type Endpoint 0 0x10B USBNAKLMT R/W 0x00 USB NAK Limit 0x110 USBTXMAXP1 R/W 0x0000 USB Maximum Transmit Data Endpoint 1	821
0x108 USBCOUNTO RO 0x00 USB Receive Byte Count Endpoint 0 0x10A USBTYPE0 R/W 0x00 USB Type Endpoint 0 0x10B USBNAKLMT R/W 0x00 USB NAK Limit 0x110 USBTXMAXP1 R/W 0x0000 USB Maximum Transmit Data Endpoint 1	823
0x10A USBTYPE0 R/W 0x00 USB Type Endpoint 0 0x10B USBNAKLMT R/W 0x00 USB NAK Limit 0x110 USBTXMAXP1 R/W 0x0000 USB Maximum Transmit Data Endpoint 1	826
0x10B USBNAKLMT R/W 0x00 USB NAK Limit 0x110 USBTXMAXP1 R/W 0x0000 USB Maximum Transmit Data Endpoint 1	828
0x110 USBTXMAXP1 R/W 0x0000 USB Maximum Transmit Data Endpoint 1	829
· ·	830
	822
0x112 USBTXCSRL1 R/W 0x00 USB Transmit Control and Status Endpoint 1 Lo	w 831
0x113 USBTXCSRH1 R/W 0x00 USB Transmit Control and Status Endpoint 1 His	gh 834
0x114 USBRXMAXP1 R/W 0x0000 USB Maximum Receive Data Endpoint 1	837
0x116 USBRXCSRL1 R/W 0x00 USB Receive Control and Status Endpoint 1 Lov	w 838
0x117 USBRXCSRH1 R/W 0x00 USB Receive Control and Status Endpoint 1 Hig	jh 841
0x118 USBRXCOUNT1 RO 0x0000 USB Receive Byte Count Endpoint 1	844
0x11A USBTXTYPE1 R/W 0x00 USB Host Transmit Configure Type Endpoint 1	845
0x11B USBTXINTERVAL1 R/W 0x00 USB Host Transmit Interval Endpoint 1	847
0x11C USBRXTYPE1 R/W 0x00 USB Host Configure Receive Type Endpoint 1	848
0x11D USBRXINTERVAL1 R/W 0x00 USB Host Receive Polling Interval Endpoint 1	
0x120 USBTXMAXP2 R/W 0x0000 USB Maximum Transmit Data Endpoint 2	850
0x122 USBTXCSRL2 R/W 0x00 USB Transmit Control and Status Endpoint 2 Lo	850 822
0x123 USBTXCSRH2 R/W 0x00 USB Transmit Control and Status Endpoint 2 His	822

Offset	Name	Туре	Reset	Description	See page
0x124	USBRXMAXP2	R/W	0x0000	USB Maximum Receive Data Endpoint 2	837
0x126	USBRXCSRL2	R/W	0x00	USB Receive Control and Status Endpoint 2 Low	838
0x127	USBRXCSRH2	R/W	0x00	USB Receive Control and Status Endpoint 2 High	841
0x128	USBRXCOUNT2	RO	0x0000	USB Receive Byte Count Endpoint 2	844
0x12A	USBTXTYPE2	R/W	0x00	USB Host Transmit Configure Type Endpoint 2	845
0x12B	USBTXINTERVAL2	R/W	0x00	USB Host Transmit Interval Endpoint 2	847
0x12C	USBRXTYPE2	R/W	0x00	USB Host Configure Receive Type Endpoint 2	848
0x12D	USBRXINTERVAL2	R/W	0x00	USB Host Receive Polling Interval Endpoint 2	850
0x130	USBTXMAXP3	R/W	0x0000	USB Maximum Transmit Data Endpoint 3	822
0x132	USBTXCSRL3	R/W	0x00	USB Transmit Control and Status Endpoint 3 Low	831
0x133	USBTXCSRH3	R/W	0x00	USB Transmit Control and Status Endpoint 3 High	834
0x134	USBRXMAXP3	R/W	0x0000	USB Maximum Receive Data Endpoint 3	837
0x136	USBRXCSRL3	R/W	0x00	USB Receive Control and Status Endpoint 3 Low	838
0x137	USBRXCSRH3	R/W	0x00	USB Receive Control and Status Endpoint 3 High	841
0x138	USBRXCOUNT3	RO	0x0000	USB Receive Byte Count Endpoint 3	844
0x13A	USBTXTYPE3	R/W	0x00	USB Host Transmit Configure Type Endpoint 3	845
0x13B	USBTXINTERVAL3	R/W	0x00	USB Host Transmit Interval Endpoint 3	847
0x13C	USBRXTYPE3	R/W	0x00	USB Host Configure Receive Type Endpoint 3	848
0x13D	USBRXINTERVAL3	R/W	0x00	USB Host Receive Polling Interval Endpoint 3	850
0x304	USBRQPKTCOUNT1	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 1	851
0x308	USBRQPKTCOUNT2	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 2	851
0x30C	USBRQPKTCOUNT3	R/W	0x0000	USB Request Packet Count in Block Transfer Endpoint 3	851
0x340	USBRXDPKTBUFDIS	R/W	0x0000	USB Receive Double Packet Buffer Disable	852
0x342	USBTXDPKTBUFDIS	R/W	0x0000	USB Transmit Double Packet Buffer Disable	853
0x400	USBEPC	R/W	0x0000.0000	USB External Power Control	854
0x404	USBEPCRIS	RO	0x0000.0000	USB External Power Control Raw Interrupt Status	857
0x408	USBEPCIM	R/W	0x0000.0000	USB External Power Control Interrupt Mask	858
0x40C	USBEPCISC	R/W	0x0000.0000	USB External Power Control Interrupt Status and Clear	859
0x410	USBDRRIS	RO	0x0000.0000	USB Device Resume Raw Interrupt Status	860
0x414	USBDRIM	R/W	0x0000.0000	USB Device Resume Interrupt Mask	861
0x418	USBDRISC	W1C	0x0000.0000	USB Device Resume Interrupt Status and Clear	862

Offset	Name	Туре	Reset	Description	See page
0x430	USBVDC	R/W	0x0000.0000	USB VBUS Droop Control	863
0x434	USBVDCRIS	RO	0x0000.0000	USB VBUS Droop Control Raw Interrupt Status	864
0x438	USBVDCIM	R/W	0x0000.0000	USB VBUS Droop Control Interrupt Mask	865
0x43C	USBVDCISC	R/W	0x0000.0000	USB VBUS Droop Control Interrupt Status and Clear	866
0x444	USBIDVRIS	RO	0x0000.0000	USB ID Valid Detect Raw Interrupt Status	867
0x448	USBIDVIM	R/W	0x0000.0000	USB ID Valid Detect Interrupt Mask	868
0x44C	USBIDVISC	R/W1C	0x0000.0000	USB ID Valid Detect Interrupt Status and Clear	869
0x450	USBEPS	R/W	0x0000.0321	USB End-Point Select	870

20.5 Register Descriptions

The LM3S9B95 USB controller is configured to the communication mode specified in the $\tt USB0$ bit field in the $\tt DC6$ register (page 147):

On-The-Go (OTG) (USB0 set to 0x3)

Register 1: USB Device Functional Address (USBFADDR), offset 0x000




USBFADDR is an 8-bit register that should be written with the 7-bit address of the device part of the transaction.

When the USB controller is being used in Device mode (HOST bit in **USBDEVCTL** register is 0), this register should be written with the address received through a SET_ADDRESS command, which is then used for decoding the function address in subsequent token packets.

Important: See the section called "Setting the Device Address" on page 778 for special considerations when writing this register.

USB Device Functional Address (USBFADDR)

Base 0x4005.0000 Offset 0x000 Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	FUNCADDR	R/W	0x00	Function Address

Function Address of Device as received through SET_ADDRESS.

Register 2: USB Power (USBPOWER), offset 0x001




USBPOWER is an 8-bit register that is used for controlling Suspend and Resume signaling, and some basic operational aspects of the USB controller.



Host Mode

USB Power (USBPOWER)

Base 0x4005.0000 Offset 0x001 Type R/W, reset 0x20




Bit/Field	Name	Туре	Reset	Description
7:4	reserved	RO	0x02	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	RESET	R/W	0	Reset
				This bit is set to enable Reset signaling on the bus and cleared to end Reset signaling on the bus.
2	RESUME	R/W	0	Resume Signaling
				Set by the CPU to generate Resume signaling when the device is in Suspend mode. The CPU should clear this bit after 20 ms.
1	SUSPEND	R/W1S	0	Suspend Mode
				This bit is written to 1 by the CPU to enter Suspend mode. Writing a 0 does nothing.
0	PWRDNPHY	R/W	0	Power Down PHY
				Set by the CPU to power down the internal USB PHY.

Device Mode

USB Power (USBPOWER)

Base 0x4005.0000 Offset 0x001 Type R/W, reset 0x20



Bit/Field	Name	Туре	Reset	Description
7	ISOUP	R/W	0	ISO Update
				When set by the CPU, the USB controller waits for an SOF token from the time TXRDY is set before sending the packet. If an IN token is received before an SOF token, then a zero-length data packet is sent.
				Note: Only valid for isochronous transfers.
6	SOFTCONN	R/W	0	Soft Connect/Disconnect
				The USB D+/D- lines are enabled when this bit is set by the CPU, and tri-stated when this bit is cleared by the CPU.
5:4	reserved	RO	0x2	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	RESET	RO	0	Reset
				This bit is set when Reset signaling is present on the bus.
2	RESUME	R/W	0	Resume Signaling
				Set by the CPU to generate Resume signaling when the device is in Suspend mode. The CPU should clear this bit after 10 ms (a maximum of 15 ms) to end Resume signaling.
1	SUSPEND	RO	0	Suspend Mode
				This bit is set on entry into Suspend mode. It is cleared when the CPU reads the interrupt register or sets the <code>RESUME</code> bit above.
0	PWRDNPHY	R/W	0	Power Down PHY
				Set by the CPU to power down the internal USB PHY.

Register 3: USB Transmit Interrupt Status (USBTXIS), offset 0x002

Host


Device

USBTXIS is a 16-bit read-only register that indicates which interrupts are currently active for endpoint 0 and the transmit endpoints 1–3. The meaning of the \mathtt{EPn} bits in this register are based on the mode of the device. For the $\mathtt{EP1}$, $\mathtt{EP2}$ and $\mathtt{EP3}$ bits, these bits always indicate that the USB controller is sending data; however, in Host mode, these are the three configurable OUT endpoints; while in device mode, these are the three configurable IN endpoints. The $\mathtt{EP0}$ bit is special in Host and Device modes and indicates that either a control IN or control OUT endpoint has generated an interrupt.

Note: Bits relating to endpoints that have not been configured always return 0. Note also that all active interrupts are cleared when this register is read.

USB Transmit Interrupt Status (USBTXIS)

Base 0x4005.0000 Offset 0x002 Type RO, reset 0x0000



Bit/Field	Name	Туре	Reset	Description
15:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	EP3	RO	0	TX Endpoint 3 Interrupt
2	EP2	RO	0	TX Endpoint 2 Interrupt
1	EP1	RO	0	TX Endpoint 1 Interrupt
0	EP0	RO	0	TX and RX Endpoint 0 Interrupt

Register 4: USB Receive Interrupt Status (USBRXIS), offset 0x004




USBRXIS is a 16-bit read-only register that indicates which of the interrupts for receive endpoints 1–3 are currently active.



Note: Bits relating to endpoints that have not been configured always return 0. Note also that all active interrupts are cleared when this register is read.

USB Receive Interrupt Status (USBRXIS)

Base 0x4005.0000 Offset 0x004 Type RO, reset 0x0000



Bit/Field	Name	Туре	Reset	Description
15:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	EP3	RO	0	RX Endpoint 3 Interrupt
2	EP2	RO	0	RX Endpoint 2 Interrupt
1	EP1	RO	0	RX Endpoint 1 Interrupt
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 5: USB Transmit Interrupt Enable (USBTXIE), offset 0x006




Device

USBTXIE is a 16-bit register that provides interrupt enable bits for the interrupts in **USBTXIS**. When a bit in **USBTXIE** is set to 1, the USB interrupt to the processor is asserted when the corresponding interrupt bit in the **USBTXIS** register is set. When a bit is cleared to 0, the interrupt in **USBTXIS** is still set but the USB interrupt to the processor is not asserted. On reset, the bits corresponding to endpoint 0 and transmit endpoints 1-3 are set to 1, while the remaining bits are set to 0.

USB Transmit Interrupt Enable (USBTXIE)

Base 0x4005.0000 Offset 0x006 Type R/W, reset 0x000F



Bit/Field	Name	Type	Reset	Description
15:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	EP3	R/W	1	TX Endpoint 3 Interrupt Enable
2	EP2	R/W	1	TX Endpoint 2 Interrupt Enable
1	EP1	R/W	1	TX Endpoint 1 Interrupt Enable
0	EP0	R/W	1	TX and RX Endpoint 0 Interrupt Enable

Register 6: USB Receive Interrupt Enable (USBRXIE), offset 0x008






USBRXIE is a 16-bit register that provides interrupt enable bits for the interrupts in **USBRXIS**. When a bit in **USBRXIE** is set to 1, the USB interrupt to the processor is asserted when the corresponding interrupt bit in the **USBRXIS** register is set. When a bit is cleared to 0, the interrupt in **USBRXIS** is still set but the USB interrupt to the processor is not asserted. On reset, the bits corresponding to receive endpoints 1-3 are set to 1, while the remaining bits are set to 0.

USB Receive Interrupt Enable (USBRXIE)

Base 0x4005.0000 Offset 0x008 Type R/W, reset 0x000E



Bit/Field	Name	Type	Reset	Description
15:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	EP3	R/W	1	RX Endpoint 3 Interrupt Enable
2	EP2	R/W	1	RX Endpoint 2 Interrupt Enable
1	EP1	R/W	1	RX Endpoint 1 Interrupt Enable
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 7: USB General Interrupt Status (USBIS), offset 0x00A



USBIS is an 8-bit read-only register that indicates which USB interrupts are currently active. All active interrupts are cleared when this register is read.




Device

Host Mode

USB General Interrupt Status (USBIS)

Base 0x4005.0000 Offset 0x00A Type RO, reset 0x00



Bit/Field	Name	Туре	Reset	Description				
7	VBUSERR	RO	0	VBus Error				
				Set when VBus drops below the VBus Valid threshold during a session.				
				Note: Only valid when the USB controller is an OTG A device.				
6	SESREQ	RO	0	Session Request				
				Set when Session Request signaling has been detected.				
				Note: Only valid when the USB controller is an OTG A device.				
5	DISCON	RO	0	Session Disconnect				
				Set when a device disconnect is detected.				
4	CONN	RO	0	Session Connect				
				Set when a device connection is detected.				
3	SOF	RO	0	Start of Frame				
				Set when a new frame starts.				
2	BABBLE	RO	0	Babble Detected				
				Set when babble is detected. Only active after first SOF has been sent.				
1	RESUME	RO	0	Resume Signal Detected				
				Set when Resume signaling is detected on the bus while the USB controller is in Suspend mode.				

This can only be used if the USB's system clock is enabled. If the user disables the clock programming, the **USBDRCRIS**, **USBDRCIM**, and **USBISC** registers should be used.

Bit/Field	Name	Type	Reset	Description
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Device Mode

USB General Interrupt Status (USBIS)

Base 0x4005.0000 Offset 0x00A Type RO, reset 0x00

	7	6	5	4	3	2	1	0
	VBUSERR	SESREQ	DISCON	reserved	SOF	RESET	RESUME	SUSPEND
Type	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	Ω	0	Ω	0	Λ	Ο

Bit/Field	Name	Type	Reset	Description
7	VBUSERR	RO	0	VBus Error
				Set when VBus drops below the VBus Valid threshold during a session.
				Note: Only valid when the USB controller is an OTG A device.
6	SESREQ	RO	0	Session Request
				Set when Session Request signaling has been detected.
				Note: Only valid when the USB controller is an OTG A device.
5	DISCON	RO	0	Session Disconnect
				Set when a session ends. Valid at all transaction speeds.
4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	SOF	RO	0	Start of Frame
				Set when a new frame starts.
2	RESET	RO	0	Reset Signal Detected
				Set when Reset signaling is detected on the bus.
1	RESUME	RO	0	Resume Signal Detected
				Set when Resume signaling is detected on the bus while the USB controller is in Suspend mode.
				This can only be used if the USB's system clock is enabled. If the user disables the clock programming, the USBDRCRIS , USBDRCIM , and USBISC registers should be used.
0	SUSPEND	RO	0	Suspend Signal Detected
				Set when Suspend signaling is detected on the bus.

Register 8: USB Interrupt Enable (USBIE), offset 0x00B




USBIE is an 8-bit register that provides interrupt enable bits for each of the interrupts in **USBIS**. By default, interrupt 1 and 2 are enabled.



Host Mode

USB Interrupt Enable (USBIE)

Base 0x4005.0000 Offset 0x00B Type R/W, reset 0x06




Bit/Field	Name	Туре	Reset	Description
7	VBUSERR	R/W	0	Enable VBUS Error Interrupt Set by CPU to enable VBUSERR in USBIS .
6	SESREQ	R/W	0	Enable Session Request Set by CPU to enable SESREQ in USBIS.
5	DISCON	R/W	0	Enable Disconnect Interrupt Set by CPU to enable DISCON in USBIS.
4	CONN	R/W	0	Enable Connect Interrupt Set by CPU to enable CONN in USBIS.
3	SOF	R/W	0	Enable Start-of-Frame Interrupt Set by CPU to enable SOF in USBIS.
2	RESET	R/W	1	Enable Reset Interrupt Set by CPU to enable RESET in USBIS.
1	RESUME	R/W	1	Enable Resume Interrupt Set by CPU to enable RESUME in USBIS.
0	SUSPND	R/W	0	Enable Suspend Interrupt Set by CPU to enable SUSPEND in USBIS.

Device Mode

USB Interrupt Enable (USBIE)

Base 0x4005.0000 Offset 0x00B Type R/W, reset 0x06



Bit/Field	Name	Туре	Reset	Description
7	VBUSERR	R/W	0	Enable VBUS Error Interrupt Set by CPU to enable VBUSERR in USBIS.
6	SESREQ	R/W	0	Enable Session Request Interrupt Set by CPU to enable SESREQ in USBIS.
5	DISCON	R/W	0	Enable Disconnect Interrupt Set by CPU to enable DISCON in USBIS.
4	CONN	R/W	0	Enable Connect Interrupt Set by CPU to enable CONN in USBIS.
3	SOF	R/W	0	Enable Start-of-Frame Interrupt Set by CPU to enable SOF in USBIS .
2	BABBLE	R/W	1	Enable Babble Interrupt Set by CPU to enable BABBLE in USBIS .
1	RESUME	R/W	1	Enable Resume Interrupt Set by CPU to enable RESUME in USBIS .
0	SUSPND	R/W	0	Enable Suspend Interrupt Set by CPU to enable SUSPEND in USBIS.

Register 9: USB Frame Value (USBFRAME), offset 0x00C

USBFRAME is a 16-bit read-only register that holds the last received frame number.

Host
USB Frame Value (USBFRAME)

Device Base 0x4005.0000
Offset 0x00C
Type RO, reset 0x0000

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	reserved			•		•	 		Frame		 	ı		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
15:11	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10:0	Frame	RO	0x00	Frame Number

Register 10: USB Endpoint Index (USBEPIDX), offset 0x00E

Host


Each endpoint's buffer can be accessed by configuring a FIFO size and starting address. The **USBEPIDX** 16-bit register is used with the **USBTXFIFOSZ**, **USBRXFIFOSZ**, **USBTXFIFOADD**, and **USBRXFIFOADD** registers.



USB Endpoint Index (USBEPIDX)

Base 0x4005.0000

Offset 0x00E Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	EPIDX	R/W	0x00	Endpoint Index

This sets which endpoint is accessed when reading or writing to one of the USB controller's indexed registers.

Register 11: USB Test Mode (USBTEST), offset 0x00F

Host

USBTESTMODE is an 8-bit register that is primarily used to put the USB controller into one of the four test modes for operation described in the *USB 2.0 specification*, in response to a SET FEATURE: USBTESTMODE command. It is not used in normal operation.




Note: Only one of these bits should be set at any time.

Host Mode

USB Test Mode (USBTEST)

Base 0x4005.0000 Offset 0x00F Type R/W, reset 0x00




Bit/Field	Name	Туре	Reset	Description
7	FORCEH	R/W	0	Force Host Mode
				The CPU sets this bit to instruct the core to enter Host mode when the Session bit is set, regardless of whether it is connected to any peripheral. The state of the USBD+ and USBD- are ignored. The core then remains in Host mode until the SESSION bit is cleared, even if a device is disconnected, and if the FORCEH bit remains set, re-enters Host mode the next time the SESSION bit is set.
				While in this mode, status of the bus connection may be read from the DEV bit of the USBDEVCTL register. The operating speed is determined from the FORCEFS bit.
6	FIFOACC	R/W1S	0	FIFO Access
				The CPU sets this bit to transfer the packet in the endpoint 0 transmit FIFO to the endpoint 0 receive FIFO. It is cleared automatically.
5	FORCEFS	R/W	0	Force Full-Speed Mode
				The CPU sets this bit to force the USB controller into Full-Speed mode when it receives a USB reset. When 0, the USB controller operates at Low Speed.
4:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Device Mode

USB Test Mode (USBTEST)

Base 0x4005.0000 Offset 0x00F Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	FIFOACC	R/W1S	0	FIFO Access
				The CPU sets this bit to transfer the packet in the endpoint 0 transmit FIFO to the endpoint 0 receive FIFO. It is cleared automatically.
5	FORCEFS	R/W	0	Force Full Speed
				The CPU sets this bit to force the USB controller into Full-Speed mode when it receives a USB reset. When 0, the USB controller operates at Low Speed.
4:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 12: USB FIFO Endpoint 0 (USBFIFO0), offset 0x020

Register 13: USB FIFO Endpoint 1 (USBFIFO1), offset 0x024

Register 14: USB FIFO Endpoint 2 (USBFIFO2), offset 0x028

Register 15: USB FIFO Endpoint 3 (USBFIFO3), offset 0x02C

Host

These 32-bit registers provide an address for CPU access to the FIFOs for each endpoint. Writing to these addresses loads data into the Transmit FIFO for the corresponding endpoint. Reading from these addresses unloads data from the Receive FIFO for the corresponding endpoint.

Device

Transfers to and from FIFOs may be 8-bit, 16-bit or 32-bit as required, and any combination of access is allowed provided the data accessed is contiguous. All transfers associated with one packet must be of the same width so that the data is consistently byte-, word- or double-word-aligned. However, the last transfer may contain fewer bytes than the previous transfers in order to complete an odd-byte or odd-word transfer.


Depending on the size of the FIFO and the expected maximum packet size, the FIFOs support either single-packet or double-packet buffering. Burst writing of multiple packets is not supported as flags need to be set after each packet is written.

Following a STALL response or a transmit error on endpoint 1–3, the associated FIFO is completely flushed.

USB FIFO Endpoint 0 (USBFIFO0)

Base 0x4005.0000 Offset 0x020

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:0	EPDATA	R/W	0x00	Endpoint Data

Writing to this register loads the data into the Transmit FIFO and reading unloads data from the Receive FIFO.

Register 16: USB Device Control (USBDEVCTL), offset 0x060

отс

USBDEVCTL is an 8-bit register used for controlling and monitoring the USB VBus line. If the PHY is suspended, no PHY clock is received and the VBus is not sampled.

Host


USBDEVCTL provides the status information for the current operating mode (host or device) of the USB controller. If the USB controller is in host mode, this register also indicates if a full- or low-speed device has been connected.

Device

Host Mode

USB Device Control (USBDEVCTL)

Base 0x4005.0000 Offset 0x060 Type R/W, reset 0x80



Bit/Field	Name	Туре	Reset	Description
7	DEV	RO	1	Device Mode
				This read-only bit indicates whether the USB controller is operating as the OTG A device or the OTG B device.
				Value Description
				0 A device
				1 B device
				Note: This value is only valid while a session is in progress.
6	FSDEV	RO	0	Full-Speed Device Detected
				This read-only bit is set when a full-speed device has been detected on the port.
5	LSDEV	RO	0	Low-Speed Device Detected
				This read-only bit is set when a low-speed device has been detected on the port.

Bit/Field	Name	Туре	Reset	Description
4:3	VBUS	RO	0x00	VBus Level These read-only bits encode the current VBus level as follows:
				Value Description 0x0 Below SessionEnd VBUS is detected as under 0.5 V. 0x1 Above SessionEnd, below AValid VBUS is detected as above 0.5 V and under 1.5 V. 0x2 Above AValid, below VBusValid VBUS is detected as above 1.5 V and below 4.5 V. 0x3 Above VBusValid VBUS is detected as above 4.5 V.
2	HOST	RO	0	Host Mode
4	HOSTBEO	DAM	0	This read-only bit is set when the USB controller is acting as a Host.
1	HOSTREQ	R/W	0	Host Request When set, the USB controller initiates the Host Negotiation when Suspend mode is entered. It is cleared when Host Negotiation is completed.
0	SESSION	R/W	0	Session Start/End When operating as an OTG A device, this bit is set or cleared by the

When operating as an OTG A device, this bit is set or cleared by the CPU to start or end a session.

When operating as an OTG B device, this bit is set or cleared by the USB controller when a session starts or ends. It is also set by the CPU to initiate the Session Request Protocol. When the USB controller is in Suspend mode, the bit may be cleared by the CPU to perform a software disconnect.


Note:

Clearing this bit when the core is not suspended will result in undefined behavior.

Device Mode

USB Device Control (USBDEVCTL)

Base 0x4005.0000 Offset 0x060 Type R/W, reset 0x80



Bit/Field	Name	Туре	Reset	Description
7	DEV	RO	1	Device Mode
				This read-only bit indicates whether the USB controller is operating as the OTG A device or the OTG B device.
				Value Description
				0 A device
				1 B device
				Note: This value is only valid while a session is in progress.
6:5	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4:3	VBUS	RO	0x00	VBus Level
				These read-only bits encode the current VBus level as follows.
				Value Description
				0x0 Below SessionEnd
				VBUS is detected as under 0.5 V.
				0x1 Above SessionEnd, below AValid
				VBUS is detected as above 0.5 V and under 1.5 V.
				0x2 Above AValid, below VBusValid
				VBUS is detected as above 1.5 V and below 4.5 V.
				0x3 Above VBusValid
				VBUS is detected as above 4.5 V.
2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	HOSTREQ	R/W	0	Host Request
				When set, the USB controller initiates the Host Negotiation when Suspend mode is entered. It is cleared when Host Negotiation is completed.
0	SESSION	R/W	0	Session Start/End
				When operating as an OTG A device, this bit is set or cleared by the CPU to start or end a session.
				When operating as an OTG B device, this bit is set or cleared by the USB controller when a session starts or ends. It is also set by the CPU to initiate the Session Request Protocol. When the USB controller is in Suspend mode, the bit may be cleared by the CPU to perform a software disconnect

February 24, 2009 809

disconnect.

undefined behavior.

Note:

Clearing this bit when the core is not suspended will result in

Register 17: USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ), offset 0x062 Register 18: USB Receive Dynamic FIFO Sizing (USBRXFIFOSZ), offset 0x063

Host

These 8-bit registers allow the selected TX/RX endpoint FIFOs to be dynamically sized. **USBEPIDX** is used to configure each transmit endpoint's FIFO size.


Device

USB Transmit Dynamic FIFO Sizing (USBTXFIFOSZ)

Base 0x4005.0000

Offset 0x062

Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7:5	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	DPB	R/W	0	Double Packet Buffer Support
				Defines whether double-packet buffering is supported. When 1, double-packet buffering is supported. When 0, only single-packet buffering is supported.
3:0	SIZE	R/W	0x0	Max Packet Size

Maximum packet size to be allowed for (*before* any splitting within the FIFO of bulk/high-bandwidth packets prior to transmission.

If ${\tt DPB}$ = 0, the FIFO also is this size; if ${\tt DPB}$ = 1, the FIFO is twice this size.

Value	Packet Size (Bytes)
0x0	8
0x1	16
0x2	32
0x3	64
0x4	128
0x5	256
0x6	512
0x7	1024
8x0	2048
0x9-0xF	Reserved

Register 19: USB Transmit FIFO Start Address (USBTXFIFOADD), offset 0x064 Register 20: USB Receive FIFO Start Address (USBRXFIFOADD), offset 0x066




USBTXFIFOADD is a 16-bit register that controls the start address of the selected transmit endpoint FIFO. **USBRXFIFOADD** is a 14-bit register that controls the start address of the selected receive endpoint FIFO.



USB Transmit FIFO Start Address (USBTXFIFOADD)

Base 0x4005.0000

Offset 0x064 Type R/W, reset 0x0000



Bit/Field	Name	Type	Reset	Description
15:13	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12:0	ADDR	R/W	0x00	Transmit/Receive Start Address

Start address of the endpoint FIFO in units of 8 bytes.

Value	Start Address
0x0	0
0x1	8
0x2	16
0x3	32
0x4	64
0x5	128
0x6	256
0x7	512
8x0	1024
0x9	2048

0xA-0x1FFF Reserved

February 24, 2009 811

Register 21: USB Connect Timing (USBCONTIM), offset 0x07A


OTG

This 8-bit configuration register allows some delays to be specified.

Host

USB Connect Timing (USBCONTIM)
Base 0x4005.0000
Offset 0x07A
Type R/W, reset 0x5C

Device



Bit/Field	Name	Туре	Reset	Description
7:4	WTCON	R/W	0x5	Connect Wait
				Sets the wait to be applied to allow for the user's connect/disconnect filter, in units of 533.3 ns. (The default setting corresponds to 2.667 μ s.)
3:0	WTID	R/W	0xC	Wait ID

Set the delay to be applied from the enable of the ID detection to when the ID value is valid, in units of 4.369 ms. (The default setting corresponds to 52.43 ms.)


Register 22: USB OTG VBus Pulse Timing (USBVPLEN), offset 0x07B

OTG

This 8-bit configuration register sets the duration of the VBus pulsing charge.

USB OTG VBus Pulse Timing (USBVPLEN)

Base 0x4005.0000 Offset 0x07B Type R/W, reset 0x3C



Bit/Field	Name	Type	Reset	Description
7:0	VPLEN	R/W	0x3C	VBus Pulse Length

Sets the duration of the VBus pulsing charge in units of 546.1 $\mu s.$ (The default setting corresponds to 32.77 ms.)

Register 23: USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF), offset 0x07D

Host


This 8-bit configuration register sets the minimum time gap that is to be allowed between the start of the last transaction and the EOF for full-speed transactions.

Device

USB Full-Speed Last Transaction to End of Frame Timing (USBFSEOF)

Base 0x4005.0000 Offset 0x07D

Type R/W, reset 0x77



Bit/Field Name Type Reset Description

7:0 FSEOFG R/W 0x77 Full-Speed End-of-Frame Gap

Used during full-speed transactions, to set the gap between the last transaction and the End-of-Frame (EOF), in units of 533.3 ns. The default corresponds to 63.46 μs .

Register 24: USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF), offset 0x07E

Host


This 8-bit configuration register sets the minimum time gap that is to be allowed between the start of the last transaction and the EOF for low-speed transactions.

Device

USB Low-Speed Last Transaction to End of Frame Timing (USBLSEOF)

Base 0x4005.0000 Offset 0x07E

Type R/W, reset 0x72



Bit/Field	Name	Туре	Reset	Description
7:0	LSEOFG	R/W	0x72	Low-Speed End-of-Frame

Used during low-speed transactions, to set the gap between the last transaction and the End-of-Frame (EOF), in units of 1.067 μ s. The default corresponds to 121.6 µs.

Gap

Register 25: USB Transmit Functional Address Endpoint 0 (USBTXFUNCADDR0), offset 0x080

Register 26: USB Transmit Functional Address Endpoint 1 (USBTXFUNCADDR1), offset 0x088

Register 27: USB Transmit Functional Address Endpoint 2 (USBTXFUNCADDR2), offset 0x090

Register 28: USB Transmit Functional Address Endpoint 3 (USBTXFUNCADDR3), offset 0x098




USBTXFUNCADDRn is an 8-bit read/write register that records the address of the target function that is to be accessed through the associated endpoint (EPn). **USBTXFUNCADDRn** needs to be defined for each transmit endpoint that is used.

Note: USBTXFUNCADDR0 is used for both receive and transmit for endpoint 0.

USB Transmit Functional Address Endpoint 0 (USBTXFUNCADDR0)

Base 0x4005.0000 Offset 0x080 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	ADDR	R/W	0x00	Device Address

USB bus address for the target device.

Register 29: USB Transmit Hub Address Endpoint 0 (USBTXHUBADDR0), offset 0x082

Register 30: USB Transmit Hub Address Endpoint 1 (USBTXHUBADDR1), offset 0x08A

Register 31: USB Transmit Hub Address Endpoint 2 (USBTXHUBADDR2), offset 0x092

Register 32: USB Transmit Hub Address Endpoint 3 (USBTXHUBADDR3), offset 0x09A




USBTXHUBADDRn is an 8-bit read/write register that, like **USBTXHUBPORTn**, only needs to be written when a USB device is connected to transmit endpoint EPn via a USB 2.0 hub. This register records the address of that USB 2.0 hub through which the target associated with the endpoint is accessed. This information, together with the hub port in **USBTXHUBPORTn**, allows the USB controller to support split transactions.

Note: **USBTXHUBADDR0** is used for both receive and transmit for endpoint 0.

USB Transmit Hub Address Endpoint 0 (USBTXHUBADDR0)

Base 0x4005.0000 Offset 0x082 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	MULTTRAN	R/W	0	Multiple Translators
				Indicates whether the hub has multiple transaction translators. Clear to 0 if single transaction translator; set to 1 if multiple transaction translators.
6:0	ADDR	R/W	0x00	Hub Address

USB bus address for the USB 2.0 hub.

Register 33: USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT0), offset 0x083

Register 34: USB Transmit Hub Port Endpoint 1 (USBTXHUBPORT1), offset 0x08B

Register 35: USB Transmit Hub Port Endpoint 2 (USBTXHUBPORT2), offset 0x093

Register 36: USB Transmit Hub Port Endpoint 3 (USBTXHUBPORT3), offset 0x09B


Host

USBTXHUBPORTn is an 8-bit read/write register that, like **USBTXHUBADDRn**, only needs to be written when a full- or low-speed device is connected to transmit endpoint EPn via a USB 2.0 hub. This register records the port of that USB 2.0 hub through which the target associated with the endpoint is accessed. This information, together with the hub address in **USBTXHUBADDRn**, allows the USB controller to support split transactions.

Note: USBTXHUBPORT0 is used for both receive and transmit for endpoint 0.

USB Transmit Hub Port Endpoint 0 (USBTXHUBPORT0)

Base 0x4005.0000 Offset 0x083 Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	PORT	R/W	0x00	Hub Port

USB hub port number.

Register 37: USB Receive Functional Address Endpoint 1 (USBRXFUNCADDR1), offset 0x08C

Register 38: USB Receive Functional Address Endpoint 2 (USBRXFUNCADDR2), offset 0x094

Register 39: USB Receive Functional Address Endpoint 3 (USBRXFUNCADDR3), offset 0x09C




USBRXFUNCADDRn is an 8-bit read/write register that records the address of the target function that is to be accessed through the associated endpoint (EPn). **USBRXFUNCADDRn** needs to be defined for each receive endpoint that is used.

Note: USBTXFUNCADDR0 is used for both receive and transmit for endpoint 0.

USB Receive Functional Address Endpoint 1 (USBRXFUNCADDR1)

Base 0x4005.0000 Offset 0x08C Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	ADDR	R/W	0x00	Device Address

USB bus address for the target device.

Register 40: USB Receive Hub Address Endpoint 1 (USBRXHUBADDR1), offset 0x08E

Register 41: USB Receive Hub Address Endpoint 2 (USBRXHUBADDR2), offset 0x096

Register 42: USB Receive Hub Address Endpoint 3 (USBRXHUBADDR3), offset 0x09E




USBRXHUBADDRn is an 8-bit read/write register that, like **USBRXHUBPORTn**, only needs to be written when a full- or low-speed device is connected to receive endpoint EPn via a USB 2.0 hub. This register records the address of that USB 2.0 hub through which the target associated with the endpoint is accessed. This information, together with the hub port in **USBRXHUBPORTn**, allows the USB controller to support split transactions.

Note: USBTXHUBADDR0 is used for both receive and transmit for endpoint 0.

USB Receive Hub Address Endpoint 1 (USBRXHUBADDR1)

Base 0x4005.0000 Offset 0x08E Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	MULTTRAN	R/W	0	Multiple Translators
				Indicates whether the hub has multiple transaction translators. Clear to 0 if single transaction translator; set to 1 if multiple transaction translators.
6:0	ADDR	R/W	0x00	Hub Address

USB bus address for the USB 2.0 hub.

Register 43: USB Receive Hub Port Endpoint 1 (USBRXHUBPORT1), offset 0x08F

Register 44: USB Receive Hub Port Endpoint 2 (USBRXHUBPORT2), offset 0x097

Register 45: USB Receive Hub Port Endpoint 3 (USBRXHUBPORT3), offset 0x09F




USBRXHUBPORTn is an 8-bit read/write register that, like **USBRXHUBADDRn**, only needs to be written when a full- or low-speed device is connected to receive endpoint EPn via a USB 2.0 hub. This register records the port of that USB 2.0 hub through which the target associated with the endpoint is accessed. This information, together with the hub address in **USBTXHUBADDRn**, allows the USB controller to support split transactions.

Note: USBTXHUBPORT0 is used for both receive and transmit for endpoint 0.

USB Receive Hub Port Endpoint 1 (USBRXHUBPORT1)

Base 0x4005.0000 Offset 0x08F Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	PORT	R/W	0x00	Hub Port

USB hub port number.

Register 46: USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1), offset 0x110

Register 47: USB Maximum Transmit Data Endpoint 2 (USBTXMAXP2), offset 0x120

Register 48: USB Maximum Transmit Data Endpoint 3 (USBTXMAXP3), offset 0x130

Host

The **USBTXMAXPn** 16-bit register defines the maximum amount of data that can be transferred through the transmit endpoint in a single operation.

Device

Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the *USB Specification* on packet sizes for bulk, interrupt and isochronous transfers in full-speed operation.


The total amount of data represented by the value written to this register (specified payload $\times m$) must not exceed the FIFO size for the transmit endpoint, and should not exceed half the FIFO size if double-buffering is required.

If this register is changed after packets have been sent from the endpoint, the transmit endpoint FIFO should be completely flushed (using the FLUSH bit in **USBTXCSRL1n**) after writing the new value to this register.

Note: USBTXMAXPn must be set to an even number of bytes for proper interrupt generation in µDMA Mode 1.

USB Maximum Transmit Data Endpoint 1 (USBTXMAXP1)

Base 0x4005.0000 Offset 0x110 Type R/W, reset 0x0000



Bit/Field	Name	Туре	Reset	Description
15:11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10:0	MAXLOAD	R/W	0x00	Maximum Payload

The maximum payload in bytes per transaction.

Register 49: USB Control and Status Endpoint 0 Low (USBCSRL0), offset 0x102




USBCSRL0 is an 8-bit register that provides control and status bits for endpoint 0.

Device

Host Mode

USB Control and Status Endpoint 0 Low (USBCSRL0)

Base 0x4005.0000 Offset 0x102 Type W1C, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	NAKTO	R/W0C	0	NAK Timeout
				This bit is set by the USB controller when endpoint 0 is halted following the receipt of NAK responses for longer than the time set by the USBNAKLMT register. The CPU should clear this bit by writing a 0 to it to allow the endpoint to continue.
6	STATUS	R/W	0	Status Packet
				The CPU sets this bit at the same time as the <code>TXRDY</code> or <code>REQPKT</code> bit is set, to perform a status stage transaction. Setting this bit ensures <code>DT</code> is set to 1 so that a <code>DATA1</code> packet is used for the Status Stage transaction.
5	REQPKT	R/W	0	Request Packet
				The CPU sets this bit to request an IN transaction. It is cleared when ${\tt RXRDY}$ is set.
4	ERROR	R/W0C	0	Error
				This bit is set by the USB controller when three attempts have been made to perform a transaction with no response from the peripheral. The CPU should clear this bit. An interrupt is generated when this bit is set.
3	SETUP	R/W1S	0	Setup Packet
				The CPU sets this bit, at the same time as the TXRDY bit is set, to send a SETUP token instead of an OUT token for the transaction. This always resets the data toggle and sends a DATA0 packet.
2	STALLED	R/W0C	0	Endpoint Stalled
				This bit is set when a STALL handshake is received. The CPU should clear this bit.


Bit/Field	Name	Туре	Reset	Description
1	TXRDY	R/W1S	0	Transmit Packet Ready
				The CPU sets this bit after loading a data packet into the FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is also generated at this point.
0	RXRDY	R/W0C	0	Receive Packet Ready
				This hit is set when a data packet has been received. An interrupt is

This bit is set when a data packet has been received. An interrupt is generated when this bit is set. The CPU should clear this bit, by writing a 0 when the packet has been read from the FIFO. This acknowledges that data has been read from the FIFO.

Device Mode

USB Control and Status Endpoint 0 Low (USBCSRL0)

Base 0x4005.0000 Offset 0x102 Type W1C, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	SETENDC	W1C	0	Setup End Clear
				The CPU writes a 1 to this bit to clear the SETEND bit.
6	RXRDYC	W1C	0	RXRDY Clear
				The CPU writes a 1 to this bit to clear the RXRDY bit.
5	STALL	W1C	0	Send Stall
				The CPU writes a 1 to this bit to terminate the current transaction. The STALL handshake is transmitted, and then this bit is cleared automatically.
4	SETEND	RO	0	Setup End
				This bit is set when a control transaction ends before the DataEnd bit has been set. An interrupt is generated and the FIFO flushed at this time. The bit is cleared by the CPU writing a 1 to the SETENDC bit.
3	DATAEND	W1C	0	Data End

The CPU sets this bit:

- When setting TXRDY for the last data packet
- When clearing RXRDY after unloading the last data packet
- When setting TXRDY for a zero-length data packet

It is cleared automatically.

Bit/Field	Name	Туре	Reset	Description
2	STALLED	R/W0C	0	Endpoint Stalled
				This bit is set when a STALL handshake is transmitted. The CPU should clear this bit by writing a 0. This bit can only be cleared. Setting this bit does nothing.
1	TXRDY	R/W1S	0	Transmit Packet Ready
				The CPU writes a 1 to this bit after loading a data packet into the FIFO. It is cleared automatically when the data packet has been transmitted. An interrupt is also generated at this point.
0	RXRDY	RO	0	Receive Packet Ready
				This bit is set when a data packet has been received. An interrupt is generated when this bit is set. The CPU clears this bit by setting the RXRDYC bit.

Register 50: USB Control and Status Endpoint 0 High (USBCSRH0), offset 0x103




USBSR0H is an 8-bit register that provides control and status bits for endpoint 0.



Host Mode

USB Control and Status Endpoint 0 High (USBCSRH0)

Base 0x4005.0000 Offset 0x103 Type W1C, reset 0x00



Bit/Field	Name	Type	Reset	Description
7:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	DTWE	W1S	0	Data Toggle Write Enable
				The CPU writes a 1 to this bit to enable the current state of the endpoint 0 data toggle to be written (see DT bit). This bit is automatically cleared once the new value is written.
1	DT	R/W	0	Data Toggle
				When read, this bit indicates the current state of the endpoint 0 data toggle. If DTWE is High, this bit may be written with the required setting of the data toggle. If DTWE is Low, this cannot be written.
0	FLUSH	W1C	0	Flush FIFO

The CPU writes a 1 to this bit to flush the next packet to be transmitted/read from the endpoint 0 FIFO. The FIFO pointer is reset and the $\mathtt{TXRDY}/\mathtt{RXRDY}$ bit is cleared.


Important: FLUSH should only be used when TXRDY/RXRDY is set.

At other times, it may cause data to be corrupted.

Device Mode

USB Control and Status Endpoint 0 High (USBCSRH0)

Base 0x4005.0000 Offset 0x103 Type W1C, reset 0x00



Bit/Field	Name	Type	Reset	Description
7:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	FLUSH	W1S	0	Flush FIFO
				The CPU writes a 1 to this bit to flush the next packet to be transmitted/read from the endpoint 0 FIFO. The FIFO pointer is reset and the TXRDY/RXRDY bit is cleared.
				Important: FLUSH should only be used when TXRDY/RXRDY is set. At other times, it may cause data to be corrupted.

Register 51: USB Receive Byte Count Endpoint 0 (USBCOUNT0), offset 0x108

Host


USBCOUNT0 is an 8-bit read-only register that indicates the number of received data bytes in the endpoint 0 FIFO. The value returned changes as the contents of the FIFO change and is only valid while RXRDY is set.



USB Receive Byte Count Endpoint 0 (USBCOUNT0)

Base 0x4005.0000

Offset 0x108
Type RO, reset 0x00



Bit/Field	Name	Type	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:0	COUNT	RO	0x00	Count

Count is a read-only value that indicates the number of received data bytes in the endpoint 0 FIFO.


Register 52: USB Type Endpoint 0 (USBTYPE0), offset 0x10A



This is an 8-bit register that should be written with the operating speed of the targeted device being communicated with using endpoint 0.

USB Type Endpoint 0 (USBTYPE0)

Base 0x4005.0000 Offset 0x10A Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7:6	SPEED	R/W	0x00	Operating Speed

Operating speed of the target device. If selected, the target is assumed to have the same connection speed as the core.

Value Description
00 Reserved
01 Reserved
10 Full
11 Low

5:0 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 53: USB NAK Limit (USBNAKLMT), offset 0x10B




USBNAKLMT is an 8-bit register that sets the number of frames after which endpoint 0 should time out on receiving a stream of NAK responses. (Equivalent settings for other endpoints can be made through their **USBTXINTERVALn** and **USBRXINTERVALn** registers.)

The number of frames selected is $2^{(m-1)}$ (where m is the value set in the register, with valid values of 2–16). If the host receives NAK responses from the target for more frames than the number represented by the limit set in this register, the endpoint is halted.

Note: A value of 0 or 1 disables the NAK timeout function.

USB NAK Limit (USBNAKLMT)

Base 0x4005.0000 Offset 0x10B Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7:5	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4:0	NAKLMT	R/W	0x00	EP0 NAK Limit

Number of frames after receiving a stream of NAK responses.

Register 54: USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1), offset 0x112

Register 55: USB Transmit Control and Status Endpoint 2 Low (USBTXCSRL2), offset 0x122

Register 56: USB Transmit Control and Status Endpoint 3 Low (USBTXCSRL3), offset 0x132

Host


USBTXCSRLn is an 8-bit register that provides control and status bits for transfers through the currently selected transmit endpoint.



Host Mode

USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1)

Base 0x4005.0000 Offset 0x112 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	NAKTO / INCTX	R/W0C	0	NAK Timeout / Incomplete TX
				Bulk endpoints only: This bit is set when the transmit endpoint is halted following the receipt of NAK responses for longer than the time set as the NAK Limit by the USBTXINTERVALn register. The CPU should clear this bit to allow the endpoint to continue.
				High-bandwidth interrupt endpoints only: This bit is set if no response is received from the device to which the packet is being sent.
6	CLRDT	W1S	0	Clear Data Toggle
				The CPU writes a 1 to this bit to reset the endpoint data toggle to 0.
5	STALLED	R/W0C	0	Endpoint Stalled
				This bit is set when a STALL handshake is received. When this bit is set, any μDMA request that is in progress is stopped, the FIFO is completely flushed, and the <code>TXRDY</code> bit is cleared. The CPU should clear this bit.
4	SETUP	R/W	0	Setup Packet
				The CPU sets this bit, at the same time as the TXRDY bit is set, to send

a SETUP token instead of an OUT token for the transaction.

Setting this bit also clears DT.

Note:


Bit/Field	Name	Туре	Reset	Description
3	FLUSH	W1C	0	Flush FIFO
				The CPU writes a 1 to this bit to flush the latest packet from the endpoint transmit FIFO. The FIFO pointer is reset, the TXRDY bit is cleared, and an interrupt is generated. FLUSH may be set simultaneously with TXRDY to abort the packet that is currently being loaded into the FIFO.
				Note: FLUSH should only be used when TXRDY is set. At other times, it may cause data to be corrupted. Also note that, if the FIFO is double-buffered, FLUSH may need to be set twice to completely clear the FIFO.
2	ERROR	R/W0C	0	Error
				The USB sets this bit when three attempts have been made to send a packet and no handshake packet has been received. When the bit is set, an interrupt is generated, TXRDY is cleared, and the FIFO is completely flushed. The CPU should clear this bit.
				Note: This is valid only when the endpoint is operating in Bulk or Interrupt mode.
1	FIFONE	R/W0C	0	FIFO Not Empty
				The USB controller sets this bit when there is at least one packet in the transmit FIFO.
0	TXRDY	R/W0C	0	Transmit Packet Ready
				The CPU sets this bit after loading a data packet into the FIFO. It is cleared automatically when a data packet has been transmitted. An

cleared automatically when a data packet has been transmitted. An interrupt is generated at this point. TXRDY is also automatically cleared prior to loading a second packet into a double-buffered FIFO.

Device Mode

USB Transmit Control and Status Endpoint 1 Low (USBTXCSRL1)

Base 0x4005.0000 Offset 0x112 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	INCTX	R/W0C	0	Incomplete Transmit
				When the endpoint is being used for high-bandwidth isochronous transfers, this bit is set to indicate where a large packet has been split into 2 or 3 packets for transmission but insufficient IN tokens have been received to send all the parts.
				Note: Only valid for isochronous transfers.
6	CLRDT	W1S	0	Clear Data Toggle
				The CPU writes a 1 to this bit to reset the endpoint data toggle to 0.

Bit/Field	Name	Туре	Reset	Description
5	STALLED	R/W0C	0	Endpoint Stalled
				This bit is set when a STALL handshake is transmitted. The FIFO is flushed and the ${\tt TXRDY}$ bit is cleared. The CPU should clear this bit.
4	STALL	R/W	0	Send Stall
				The CPU writes a 1 to this bit to issue a STALL handshake to an IN token. The CPU clears this bit to terminate the stall condition.
				Note: This bit has no effect in isochronous transfers.
3	FLUSH	W1C	0	Flush FIFO
				The CPU writes a 1 to this bit to flush the latest packet from the endpoint transmit FIFO. The FIFO pointer is reset, the ${\tt TXRDY}$ bit is cleared, and an interrupt is generated. This bit may be set simultaneously with ${\tt TXRDY}$ to abort the packet that is currently being loaded into the FIFO.
				Note: FLUSH should only be used when TXRDY is set. At other times, it may cause data to be corrupted. Also note that, if the FIFO is double-buffered, FLUSH may need to be set twice to completely clear the FIFO.
2	UNDRN	R/W0C	0	Underrun
				The USB controller sets this bit if an IN token is received when ${\tt TXRDY}$ is not set. The CPU should clear this bit.
1	FIFONE	R/W0C	0	FIFO Not Empty
				The USB controller sets this bit when there is at least 1 packet in the transmit FIFO.
0	TXRDY	R/W1S	0	Transmit Packet Ready
				The CPU sets this bit after loading a data packet into the FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is generated at this point. TXRDY is also automatically cleared prior to loading a second packet into a double-buffered FIFO.

Register 57: USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1), offset 0x113

Register 58: USB Transmit Control and Status Endpoint 2 High (USBTXCSRH2), offset 0x123

Register 59: USB Transmit Control and Status Endpoint 3 High (USBTXCSRH3), offset 0x133

Host


USBTXCSRHn is an 8-bit register that provides additional control for transfers through the currently selected transmit endpoint.



Host Mode

USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1)

Base 0x4005.0000 Offset 0x113 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	AUTOSET	R/W	0	Auto Set
				If the CPU sets this bit, TXRDY is automatically set when data of the maximum packet size (value in USBTXMAXPn) is loaded into the transmit FIFO. If a packet of less than the maximum packet size is loaded, then TXRDY must be set manually.
				Note: This bit should not be set for either high-bandwidth isochronous or high-bandwidth interrupt endpoints.
6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	MODE	R/W	0	Mode
				The CPU sets this bit to enable the endpoint direction as TX, and clears it to enable the endpoint direction as RX.
				Note: This bit only has an effect when the same endpoint FIFO is used for both transmit and receive transactions.
4	DMAEN	R/W	0	DMA Request Enable
				The CPU sets this bit to enable the µDMA request for the transmit

endpoint.


Bit/Field	Name	Туре	Reset	Description
3	FDT	R/W	0	Force Data Toggle
				The CPU sets this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This can be used by interrupt transmit endpoints that are used to communicate rate feedback for isochronous endpoints.
2	DMAMOD	R/W	0	DMA Request Mode
				The CPU sets this bit to select μDMA Request Mode 1 and clears it to select μDMA Request Mode 0.
				Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared.
1	DTWE	W1S	0	Data Toggle Write Enable
				The CPU writes a 1 to this bit to enable the current state of the transmit endpoint data toggle to be written (see \mathtt{DT}). This bit is automatically cleared once the new value is written.
0	DT	R/W	0	Data Toggle
				When read, this bit indicates the current state of the transmit endpoint

When read, this bit indicates the current state of the transmit endpoint data toggle. If \mathtt{DTWE} is High, this bit may be written with the required setting of the data toggle. If \mathtt{DTWE} is Low, any value written to this bit is ignored.

Device Mode

USB Transmit Control and Status Endpoint 1 High (USBTXCSRH1)

Base 0x4005.0000 Offset 0x113 Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description	
7	AUTOSET	R/W	0	Auto Set	
				If the CPU sets this bit, TXRDY is automatically set when data of the maximum packet size (value in USBTXMAXPn) is loaded into the transmit FIFO. If a packet of less than the maximum packet size is loaded, then TXRDY must be set manually.	
				Note: This bit should not be set for either high-bandwidth isochronous or high-bandwidth interrupt endpoints.	
6	ISO	R/W	0	ISO	

The CPU sets this bit to enable the transmit endpoint for isochronous transfers, and clears it to enable the transmit endpoint for bulk or interrupt transfers.

Bit/Field	Name	Туре	Reset	Description
5	MODE	R/W	0	Mode
				The CPU sets this bit to enable the endpoint direction as TX, and clears the bit to enable it as RX.
				Note: This bit only has an effect where the same endpoint FIFO is used for both transmit and receive transactions.
4	DMAEN	R/W	0	DMA Request Enable
				The CPU sets this bit to enable the μDMA request for the transmit endpoint.
3	FDT	R/W	0	Force Data Toggle
				The CPU sets this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This can be used by interrupt transmit endpoints that are used to communicate rate feedback for isochronous endpoints.
2	DMAMOD	R/W	0	DMA Request Mode
				The CPU sets this bit to select μDMA Request Mode 1 and clears it to select μDMA Request Mode 0.
				Note: This bit must not be cleared either before or in the same cycle as the above DMAEN bit is cleared.2
1:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 60: USB Maximum Receive Data Endpoint 1 (USBRXMAXP1), offset 0x114

Register 61: USB Maximum Receive Data Endpoint 2 (USBRXMAXP2), offset 0x124

Register 62: USB Maximum Receive Data Endpoint 3 (USBRXMAXP3), offset 0x134

Host

The **USBRXMAXPn** 16-bit register defines the maximum amount of data that can be transferred through the selected receive endpoint in a single operation.

Device


Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed by the *USB Specification* on packet sizes for bulk, interrupt and isochronous transfers in full-speed operations.

The total amount of data represented by the value written to this register (specified payload \times m) must not exceed the FIFO size for the receive endpoint, and should not exceed half the FIFO size if double-buffering is required.

Note: USBRXMAXPn must be set to an even number of bytes for proper interrupt generation in µDMA Mode 1.

USB Maximum Receive Data Endpoint 1 (USBRXMAXP1)

Base 0x4005.0000 Offset 0x114 Type R/W, reset 0x0000



Bit/Field	Name	Type	Reset	Description
15:11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10:0	MAXLOAD	R/W	0x00	Maximum Payload

The maximum payload in bytes per transaction.

Register 63: USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1), offset 0x116

Register 64: USB Receive Control and Status Endpoint 2 Low (USBRXCSRL2), offset 0x126

Register 65: USB Receive Control and Status Endpoint 3 Low (USBRXCSRL3), offset 0x136

Host


USBRXCSRLn is an 8-bit register that provides control and status bits for transfers through the currently selected receive endpoint.



Host Mode

USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1)

Base 0x4005.0000 Offset 0x116 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	CLRDT	W1S	0	Clear Data Toggle
				The CPU writes a 1 to this bit to reset the endpoint data toggle to 0.
6	STALLED	R/W0C	0	Endpoint Stalled
				When a STALL handshake is received, this bit is set and an interrupt is generated. The CPU should clear this bit.
5	REQPKT	R/W	0	Request Packet
				The CPU writes a 1 to this bit to request an IN transaction. It is cleared when $\ensuremath{\mathtt{RXRDY}}$ is set.
4	FLUSH	W1S	0	Flush FIFO

The CPU writes a 1 to this bit to flush the next packet to be read from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared.

Note:

FLUSH should only be used when RXRDY is set. At other times, it may cause data to be corrupted. Also note that, if the FIFO is double-buffered, FLUSH may need to be set twice to completely clear the FIFO.


Bit/Field	Name	Туре	Reset	Description	
3	DATAERR / NAKTO	R/W0C	0	Data Error / NAK Timeout When operating in ISO mode, this bit is set when RXRDY is set if the data packet has a CRC or bit-stuff error and cleared when RXRDY is cleared. In Bulk mode, this bit is set when the receive endpoint is halter following the receipt of NAK responses for longer than the time set as the NAK Limit by the USBRXINTERVALn register. The CPU should clear this bit to allow the endpoint to continue.	
2	ERROR	R/W0C	0	Error The USB sets this bit when three attempts have been made to receive a packet and no data packet has been received. The CPU should clear this bit. An interrupt is generated when the bit is set. Note: This bit is only valid when the receive endpoint is operating in Bulk or Interrupt mode. In ISO mode, it always returns zero.	
1	FULL	RO	0	FIFO Full This bit is set when no more packets can be loaded into the receive FIFO.	
0	RXRDY	R/W0C	0	Receive Packet Ready This bit is set when a data packet has been received. The CPU should clear this bit when the packet has been unloaded from the receive FIFO.	

An interrupt is generated when the bit is set.

Device Mode

USB Receive Control and Status Endpoint 1 Low (USBRXCSRL1)

Base 0x4005.0000 Offset 0x116 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	CLRDT	W1S	0	Clear Data Toggle
				The CPU writes a 1 to this bit to reset the endpoint data toggle to 0.
6	STALLED	R/W0C	0	Endpoint Stalled
				This bit is set when a STALL handshake is transmitted. The CPU should clear this bit.
5	STALL	R/W	0	Send Stall

The CPU writes a 1 to this bit to issue a STALL handshake. The CPU clears this bit to terminate the stall condition.

Note: This bit has no effect where the endpoint is being used for isochronous transfers.

Bit/Field	Name	Туре	Reset	Description
4	FLUSH	W1S	0	Flush FIFO
				The CPU writes a 1 to this bit to flush the next packet to be read from the endpoint receive FIFO. The FIFO pointer is reset and the RXRDY bit is cleared.
				Note: The FLUSH bit should only be used when RXRDY is set. At other times, it may cause data to be corrupted. Also note that if the FIFO is double-buffered, FLUSH may need to be set twice to completely clear the FIFO.
3	DATAERR	RO	0	Data Error
				This bit is set when RXRDY is set if the data packet has a CRC or bit-stuff error. It is cleared when RXRDY is cleared.
				Note: This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero.
2	OVER	R/W0C	0	Overrun
				This bit is set if an OUT packet cannot be loaded into the receive FIFO. The CPU should clear this bit.
				Note: This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero.
1	FULL	RO	0	FIFO Full
				This bit is set when no more packets can be loaded into the receive FIFO.
0	RXRDY	R/W0C	0	Receive Packet Ready
				This bit is set when a data packet has been received. The CPU should clear this bit when the packet has been unloaded from the receive FIFO. An interrupt is generated when the bit is set.

Register 66: USB Receive Control and Status Endpoint 1 High (USBRXCSRH1), offset 0x117

Register 67: USB Receive Control and Status Endpoint 2 High (USBRXCSRH2), offset 0x127

Register 68: USB Receive Control and Status Endpoint 3 High (USBRXCSRH3), offset 0x137

Host


USBRXCSRHn is an 8-bit register that provides additional control and status bits for transfers through the currently selected receive endpoint.



Host Mode

USB Receive Control and Status Endpoint 1 High (USBRXCSRH1)

Base 0x4005.0000 Offset 0x117 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description	
7	AUTOCL	R/W	0	Auto Clear	
				If the CPU sets this bit, then the RXRDY bit is automatically cleared when a packet of USBRXMAXPn bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet size are unloaded, RXRDY must be cleared manually. Care must be taken when using μDMA to unload the receive FIFO as data is read from the receive FIFO in 4 byte chunks regardless of the RxMaxP bit.	
				Note: This bit should not be set for high-bandwidth isochronous endpoints.	
6	AUTORQ	R/W	0	Auto Request	
				If the CPU sets this bit, the \mathtt{ReqPkt} bit is automatically set when the RXRDY bit is cleared.	
				Note: This bit is automatically cleared when a short packet is received.	
5	DMAEN	R/W	0	DMA Request Enable	
				The CPU sets this bit to enable the μDMA request for the receive endpoint.	
4	PIDERR	RO	0	PID Error	
				For ISO transactions, the core sets this bit to indicate a PID error in the	

received packet. This bit is ignored in bulk or interrupt transactions.

Bit/Field	Name	Type	Reset	Description
3	DMAMOD	R/W	0	DMA Request Mode
				The CPU sets this bit to select μDMA Request Mode 1 and clears it to select μDMA Request Mode 0.
2	DTWE	RO	0	Data Toggle Write Enable
				The CPU writes a 1 to this bit to enable the current state of the endpoint 0 data toggle to be written (see \mathtt{DT}). This bit is automatically cleared once the new value is written.
1	DT	RO	0	Data Toggle
				When read, this bit indicates the current state of the endpoint 0 data toggle. If \mathtt{DTWE} is High, this bit may be written with the required setting of the data toggle. If \mathtt{DTWE} is Low, any value written to this bit is ignored.
0	INCRX	R/W0C	0	Incomplete Receive

This bit is set in a high-bandwidth isochronous or interrupt transfer if the packet received is incomplete. It is cleared when RXRDY is cleared.

transfers, and clears it to enable the receive endpoint for bulk/interrupt


Note:

If USB protocols are followed correctly, this bit should never be set. The bit becoming set indicates a failure of the associated peripheral device to behave correctly. (In anything other than isochronous transfer, this bit always returns 0.)

Device Mode

USB Receive Control and Status Endpoint 1 High (USBRXCSRH1)

Base 0x4005.0000 Offset 0x117 Type R/W, reset 0x00



Bit/Field	Name	Туре	Reset	Description
7	AUTOCL	R/W	0	Auto Clear
				If the CPU sets this bit, then the RXRDY bit is automatically cleared when a packet of RXMaxP bytes has been unloaded from the receive FIFO. When packets of less than the maximum packet size are unloaded, RXRDY must be cleared manually.
				Care must be taken when using μDMA to unload the receive FIFO as data is read from the receive FIFO in 4 byte chunks regardless of the RXMaxP bit.
				Note: This bit should not be set for high-bandwidth isochronous endpoints.
6	ISO	R/W	0	ISO
				The CPU sets this bit to enable the receive endpoint for isochronous

transfers.

Bit/Field	Name	Туре	Reset	Description
5	DMAEN	R/W	0	DMA Request Enable
				The CPU sets this bit to enable the μDMA request for the receive endpoint.
4	DISNYET / PIDERR	R/W	0	Disable NYET / PID Error
				For bulk or interrupt transactions, the CPU sets this bit to disable the sending of NYET handshakes. When set, all successfully received packets are acknowledged, including at the point at which the FIFO becomes full.
				For ISO transactions, the core sets this bit to indicate a PID error in the received packet.
3	DMAMOD	R/W	0	DMA Request Mode
				The CPU sets this bit to select μDMA Request Mode 1 and clears it to select μDMA Request Mode 0.
2:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	INCRX	R/W0C	0	Incomplete Receive
				This bit is set in a high-bandwidth isochronous/interrupt transfer if the packet in the receive FIFO is incomplete because parts of the data were not received. It is cleared when RXRDY is cleared.

Note: Only valid for isochronous transfers.

Register 69: USB Receive Byte Count Endpoint 1 (USBRXCOUNT1), offset 0x118

Register 70: USB Receive Byte Count Endpoint 2 (USBRXCOUNT2), offset 0x128

Register 71: USB Receive Byte Count Endpoint 3 (USBRXCOUNT3), offset 0x138




Note: The value returned changes as the FIFO is unloaded and is only valid while the RXRDY bit in the USBRXCSRLn register is set.



USBRXCount1 is a 16-bit read-only register that holds the number of data bytes in the packet currently in line to be read from the receive FIFO. If the packet is transmitted as multiple bulk packets, the number given is for the combined packet.

USB Receive Byte Count Endpoint 1 (USBRXCOUNT1)

Base 0x4005.0000 Offset 0x118 Type RO, reset 0x0000



Bit/Field	Name	Type	Reset	Description
15:13	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12:0	COUNT	RO	0x00	Receive Packet Count

Number of bytes in the receive packet.

Register 72: USB Host Transmit Configure Type Endpoint 1 (USBTXTYPE1), offset 0x11A

Register 73: USB Host Transmit Configure Type Endpoint 2 (USBTXTYPE2), offset 0x12A


Register 74: USB Host Transmit Configure Type Endpoint 3 (USBTXTYPE3), offset 0x13A

Host

USBTXTYPE1 is an 8-bit register that should be written with the endpoint number to be targeted by the endpoint, the transaction protocol to use for the currently selected transmit endpoint, and its operating speed.

USB Host Transmit Configure Type Endpoint 1 (USBTXTYPE1)

Base 0x4005.0000 Offset 0x11A Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7:6	SPEED	R/W	0x00	Operating Speed

Operating speed of the target device when the core is configured with the hub option:

Value Description

00 Default

The target is assumed to be using the same connection speed as the core.

01 Reserved

10 Full

11 Low

When the core is not configured with the hub option, these bits should not be accessed

5:4 PROTO R/W 0x00 Protocol

The CPU should set this to select the required protocol for the transmit endpoint:

Value Description

00 Control

01 Isochronous

10 Bulk

11 Interrupt

Bit/Field	Name	Туре	Reset	Description	
3:0	TEP	R/W	0x00	Target Endpoint Number	
				The CPU should set this value to the endpoint number contained in the transmit endpoint descriptor returned to the USB controller during device enumeration.	

Register 75: USB Host Transmit Interval Endpoint 1 (USBTXINTERVAL1), offset 0x11B

Register 76: USB Host Transmit Interval Endpoint 2 (USBTXINTERVAL2), offset 0x12B

Register 77: USB Host Transmit Interval Endpoint 3 (USBTXINTERVAL3), offset 0x13B

Host


USBTXINTERVALn is an 8-bit register that, for interrupt and isochronous transfers, defines the polling interval for the currently selected transmit endpoint. For bulk endpoints, this register sets the number of frames after which the endpoint should time out on receiving a stream of NAK responses.

The USBTXINTERVALn register value defines a number of frames, as follows:

Transfer Type	Speed	Valid values (m)	Interpretation
Interrupt	Low-Speed or Full-Speed	1 – 255	Polling interval is <i>m</i> frames.
Isochronous	Full-Speed	1 – 16	Polling interval is 2 ^(m-1) frames.
Bulk	Full-Speed		NAK Limit is $2^{(m-1)}$ frames. A value of 0 or 1 disables the NAK timeout function.

USB Host Transmit Interval Endpoint 1 (USBTXINTERVAL1)

Base 0x4005.0000 Offset 0x11B Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7:0	TXPOLL / NAKLMT	R/W	0x00	TX Polling / NAK Limit

Polling interval for interrupt/isochronous transfers; NAK limit for bulk transfers.

Register 78: USB Host Configure Receive Type Endpoint 1 (USBRXTYPE1), offset 0x11C

Register 79: USB Host Configure Receive Type Endpoint 2 (USBRXTYPE2), offset 0x12C

Register 80: USB Host Configure Receive Type Endpoint 3 (USBRXTYPE3), offset 0x13C


Host

USBRXTYPE1 is an 8-bit register that should be written with the endpoint number to be targeted by the endpoint, the transaction protocol to use for the currently selected receive endpoint, and its operating speed.

USB Host Configure Receive Type Endpoint 1 (USBRXTYPE1)

Base 0x4005.0000 Offset 0x11C Type R/W, reset 0x00

Dit/Eiold



Nomo

Divrieiu	Name	Type	Reset	Description	
7:6	SPEED	R/W	0x00	Operating Spee	d

Donot

Operating speed of the target device when the core is configured with the hub option.

Value Description

00 Default

Description

The target is assumed to be using the same connection speed as the core.

01 Reserved

10 Full

11 Low

When the core is not configured with the hub option, these bits should not be accessed.

5:4 PROTO R/W 0x00 Protocol

The CPU should set this to select the required protocol for the receive endpoint:

Value Description

00 Control

01 Isochronous

10 Bulk

11 Interrupt

Bit/Field	Name	Type	Reset	Description
3:0	TEP	R/W	0x00	Target Endpoint Number
				The CPU should set this value to the endpoint number contained in the receive endpoint descriptor returned to the USB controller during device

enumeration.

Register 81: USB Host Receive Polling Interval Endpoint 1 (USBRXINTERVAL1), offset 0x11D

Register 82: USB Host Receive Polling Interval Endpoint 2 (USBRXINTERVAL2), offset 0x12D

Register 83: USB Host Receive Polling Interval Endpoint 3 (USBRXINTERVAL3), offset 0x13D


Host

USBRXINTERVAL1 is an 8-bit register that, for interrupt and isochronous transfers, defines the polling interval for the currently selected receive endpoint. For bulk endpoints, this register sets the number of frames after which the endpoint should time out on receiving a stream of NAK responses. The value that is set defines the number of frames, as follows:

Transfer Type	Speed	Valid Values (m)	Interpretation
Interrupt	Low-Speed or Full-Speed	1 – 255	Polling interval is <i>m</i> frames.
Isochronous	Full-Speed	1 – 16	Polling interval is 2 ^(m-1) frames.
Bulk	Full-Speed	2 – 16	NAK Limit is 2 ^(m-1) frames.
			Note: A value of 0 or 1 disables the NAK timeout function.

USB Host Receive Polling Interval Endpoint 1 (USBRXINTERVAL1)

Base 0x4005.0000 Offset 0x11D Type R/W, reset 0x00



Bit/Field	Name	Type	Reset	Description
7:0	TXPOLL / NAKLMT	R/W	0x00	RX Polling / NAK Limit

Polling interval for interrupt/isochronous transfers; NAK limit for bulk transfers.

Register 84: USB Request Packet Count in Block Transfer Endpoint 1 (USBRQPKTCOUNT1), offset 0x304

Register 85: USB Request Packet Count in Block Transfer Endpoint 2 (USBRQPKTCOUNT2), offset 0x308

Register 86: USB Request Packet Count in Block Transfer Endpoint 3 (USBRQPKTCOUNT3), offset 0x30C


Host

This 16-bit read/write register is used in Host mode to specify the number of packets that are to be transferred in a block transfer of one or more bulk packets to receive endpoint *n*. The core uses the value recorded in this register to determine the number of requests to issue where the AUTORQ bit in the **USBRXCSRHn** register has been set. See "IN Transactions as a Host" on page 780.

Note: Multiple packets combined into a single bulk packet within the FIFO count as one packet.

USB Request Packet Count in Block Transfer Endpoint 1 (USBRQPKTCOUNT1)

Base 0x4005.0000 Offset 0x304 Type R/W, reset 0x0000





Sets the number of packets of size MaxP that are to be transferred in a block transfer.

Note: This is only used in Host mode when AUTORQ is set. The bit has no effect in Device mode or when AUTORQ is not set.

Register 87: USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS), offset 0x340




USBRXDPKTBUFDIS is a 16-bit register that indicates which of the receive endpoints have disabled the double-packet buffer functionality (see the section called "Double-Packet Buffering" on page 776).



Note: Bits relating to endpoints that have not been configured may be asserted by writing a 1 to their respective register; however the disable bit will have no observable effect.

USB Receive Double Packet Buffer Disable (USBRXDPKTBUFDIS)

Base 0x4005.0000 Offset 0x340 Type R/W, reset 0x0000



Bit/Field	Name	Туре	Reset	Description
15:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	EP3	R/W	0	EP3 RX Double-Packet Buffer Disable
2	EP2	R/W	0	EP2 RX Double-Packet Buffer Disable
1	EP1	R/W	0	EP1 RX Double-Packet Buffer Disable
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 88: USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS), offset 0x342




USBTXDPKTBUFDIS is a 16-bit register that indicates which of the transmit endpoints have disabled the double-packet buffer functionality (see the section called "Double-Packet Buffering" on page 775).



Note: Bits relating to endpoints that have not been configured may be asserted by writing a 1 their respective register; however, the disable bit will have no observable effect.

USB Transmit Double Packet Buffer Disable (USBTXDPKTBUFDIS)

Base 0x4005.0000 Offset 0x342 Type R/W, reset 0x0000



Bit/Field	Name	Type	Reset	Description
15:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	EP3	R/W	0	EP3 TX Double-Packet Buffer Disable
2	EP2	R/W	0	EP2 TX Double-Packet Buffer Disable
1	EP1	R/W	0	EP1 TX Double-Packet Buffer Disable
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 89: USB External Power Control (USBEPC), offset 0x400

Host

USBEPC is instantiated in a USB unit in a wrapper around the USB controller/PHY IP. This 32-bit register specifies the function of the two-pin external power interface (USB0EPEN and USB0PFLT). The assertion of the power fault input may generate an automatic action, as controlled by the hardware configuration registers. The automatic action is necessary since the fault condition may require a response faster than one provided by firmware.

отс

Device

USB External Power Control (USBEPC)

Base 0x4005.0000 Offset 0x400

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					'	'	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved			PFLT	ACT	reserved	PFLTAEN	PFLTSEN	PFLTEN	reserved	EPENDE	EP	ΞN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0

Bit/Field	Name	Туре	Reset	Description
31:10	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:8	PFLTACT	R/W	0x00	Power Fault Action

Specifies how the ${\tt USB0EPEN}$ signal is changed when detecting a USB power fault.

Value Description 0x0 Unchanged

 ${\tt USB0EPEN}$ is controlled by the combination of the ${\tt EPEN}$ and ${\tt EPENDE}$ bits.

0x1 Tristate

USB0EPEN is undriven (tristate).

0x2 Low

USB0EPEN driven Low.

0x3 High

USB0EPEN driven High.

7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
6	PFLTAEN	R/W	0	Power Fault Action Enable
				Specifies whether a USB power fault triggers any automatic corrective action regarding the driven state of the USB0EPEN signal.
				Value Description
				0 Disabled
				USB0EPEN is controlled by the combination of the EPEN and EPENDE bits.
				1 Enabled
				The ${\tt USB0EPEN}$ output is automatically changed to the state as specified in the ${\tt PFLTACT}$ field.
5	PFLTSEN	R/W	0	Power Fault Sense
				Specifies the logical sense of the ${\tt USBOPFLT}$ input signal that indicates an error condition.
				The complementary state is the inactive state.
				Value Description
				0 Low Fault
				If ${\tt USB0PFLT}$ is driven Low, the power fault is signaled internally (if enabled).
				1 High Fault
				If ${\tt USBOPFLT}$ is driven High, the power fault is signaled internally (if enabled).
4	PFLTEN	R/W	0	Power Fault Input Enable
				Specifies whether the USBOPFLT input signal is used in internal logic.
				Value Description
				0 Not Used
				The USBOPFLT signal is ignored.
				1 Used
				The USBOPFLT signal is used internally.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
2	EPENDE	R/W	0	EPEN Drive Enable
				Specifies whether the USB0EPEN signal is driven or undriven (tristate). When driven, the signal value is specified by the EPEN bit. When not driven, the EPEN bit is ignored and the USB0EPEN signal is placed in a high-impedance state.
				Value Description
				0 Not Driven
				The USB0EPEN signal is high impedance.
				1 Driven
				The ${\tt USB0EPEN}$ signal is driven to the logical value specified by the ${\tt EPEN}$ bit value.
				The USB0EPEN is undriven at reset since the sense of the external power supply enable is unknown. By adding high-impedance state, system designers may bias the power supply enable to the disabled state using a large resistor (100 k Ω) and later configure and drive the output signal to enable the power supply.
1:0	EPEN	R/W	0x00	External Power Supply Enable Configuration
				Specifies and controls the logical value driven on the ${\tt USB0EPEN}$ signal.
				Value Description
				0x0 Power Enable Active Low
				The USB0EPEN signal is driven Low if EPENDE is 1.
				0x1 Power Enable Active High
				The USB0EPEN signal is driven High if EPENDE is 1.
				0x2 Power Enable High if VBUS Low
				The USB0EPEN signal is driven High when the A device is not recognized.
				0x3 Power Enable High if VBUS High
				The ${\tt USB0EPEN}$ signal is driven High when the A device is recognized.

Register 90: USB External Power Control Raw Interrupt Status (USBEPCRIS), offset 0x404

Host


USBEPCRIS is instantiated in a USB unit in a wrapper around the USB controller/PHY IP. This 32-bit register specifies the unmasked interrupt status of the two-pin external power interface.

Device

USB External Power Control Raw Interrupt Status (USBEPCRIS)

Base 0x4005.0000 Offset 0x404

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	PF	RO	0	USB Power Fault Interrunt Status

Specifies the unmasked state of the power fault status. This bit is cleared by writing a 1 to the ${\tt PF}$ bit in the **USBEPCISC** register.

Value Description

- 0 The hardware has not detected a power fault.
- 1 The hardware has detected a power fault.

Register 91: USB External Power Control Interrupt Mask (USBEPCIM), offset 0x408

Host


USBEPCIM is instantiated in a USB unit in a wrapper around the USB controller/PHY IP. This 32-bit register specifies the interrupt mask of the two-pin external power interface.

Device

USB External Power Control Interrupt Mask (USBEPCIM)

Base 0x4005.0000 Offset 0x408

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	PF	R/W	0	USB Power Fault Interrupt Mask

Specifies whether a detected power fault generates an interrupt.

Value Description

0 No Interrupt

The hardware does not generate an interrupt on detected power fault.

1 Interrupt

The hardware generates an interrupt on detected power fault.

Register 92: USB External Power Control Interrupt Status and Clear (USBEPCISC), offset 0x40C



USBEPCISC is instantiated in a USB unit in a wrapper around the USB controller/PHY IP. This 32-bit register specifies the masked interrupt status of the two-pin external power interface. It also provides a method to clear the interrupt state.

Device


Bit/Field

USB External Power Control Interrupt Status and Clear (USBEPCISC)

Reset

Base 0x4005.0000

Offset 0x40C Type R/W, reset 0x0000.0000



Description

31:1	reserved	RO	0x00
0	PF	R/W1C	0

Type

Name

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

USB Power Fault Interrupt Status and Clear

Specifies whether a detected power fault has generated an interrupt.

Value Description

0 No Interrupt

The hardware has not generated an interrupt for a detected power fault condition.

1 Interrupt

The hardware has generated an interrupt for a detected power fault condition.

Writing a 1 to this bit clears it and the **USBEPCRIS** PF bit. This bit is set if the **USBEPCRIS** PF bit is set (by hardware) and the **USBEPCIM** PF bit is set.

Register 93: USB Device Resume Raw Interrupt Status (USBDRRIS), offset 0x410

Host

The **USBDRRIS** 32-bit register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.


Device

USB Device Resume Raw Interrupt Status (USBDRRIS)

Base 0x4005.0000 Offset 0x410

Type RO, reset 0x0000.0000

OTG



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RESUME	RO	0	Resume Interrupt Status

Specifies the unmasked state of the resume status. This bit is cleared by writing a 1 to the RESUME bit in the **USBDRISC** register.

Value Description

- 0 The hardware has not detected a Resume.
- 1 The hardware has detected a Resume.

Register 94: USB Device Resume Interrupt Mask (USBDRIM), offset 0x414

Host

The **USBDRIM** 32-bit register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.


Device

USB Device Resume Interrupt Mask (USBDRIM)

Base 0x4005.0000

Offset 0x414 Type R/W, reset 0x0000.0000

OTG



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RESUME	R/W	0	Resume Interrupt Mask

Specifies whether a detected Resume generates an interrupt.

Value Description

0 No Interrupt

The hardware does not generate an interrupt on detected Resume.

1 Interrupt

The hardware generates an interrupt on detected Resume. This should only be enabled when a suspend has been detected (Suspend bit in **USBIS** register).

Register 95: USB Device Resume Interrupt Status and Clear (USBDRISC), offset 0x418

Host

The **USBDRISC** 32-bit register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.


Device

USB Device Resume Interrupt Status and Clear (USBDRISC)

Base 0x4005.0000

Offset 0x418 Type W1C, reset 0x0000.0000

OTG



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	RESUME	R/W1C	0	Resume Interrupt Status and Clear

Specifies whether a detected Resume has generated an interrupt.

Value Description

0 No Interrupt

The hardware has not generated an interrupt for a detected Resume.

1 Interrupt

The hardware has generated an interrupt for a detected Resume.

Writing a 1 to this bit clears it and the **USBDRRIS** RESUME bit. This bit is set if the **USBDRRIS** RESUME bit is set (by hardware) and the **USBEDRIM** RESUME bit is set.

Register 96: USB VBUS Droop Control (USBVDC), offset 0x430

OTG




This 32-bit register enables a controlled masking of VBUS to compensate for any in-rush current by a device that is connected to the host controller. The in-rush current can cause VBUS to droop, causing the USB controller's behavior to be unexpected. The USB host controller allows VBUS to fall lower than the VBusValid level (4.5 V) but not below AValid (2.0 V) for 65 microseconds without signaling a VBUSERR interrupt in the controller. Without this, any glitch on VBUS would force the USB host controller to remove power from VBUS and then re-enumerate the device.

USB VBUS Droop Control (USBVDC)

Base 0x4005.0000 Offset 0x430

Dit/Fiold

Type R/W, reset 0x0000.0000



Bit/Field	Name	туре	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	VBDEN	R/W	0x0	VBUS Droop Enable

When enabled, the VBUS indicator to the controller will mask any changes from VBUSVALID when VBUS goes below 4.5 V but not lower than 2.0 V for 65 microseconds. During this time, the VBUS state will indicate VBUSVALID.

Register 97: USB VBUS Droop Control Raw Interrupt Status (USBVDCRIS), offset 0x434

OTG


This 32-bit register specifies the unmasked interrupt status of the VBUS droop limit of 65 microseconds.

Host

USB VBUS Droop Control Raw Interrupt Status (USBVDCRIS)

Base 0x4005.0000 Offset 0x434

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	VD	RO	0	VBUS Droon Raw Interrunt Status

Specifies the unmasked state of the VBUS droop status. This bit is cleared by writing a 1 to the $\mathbb{V}\mathbb{D}$ bit in the **USBVDCISC** register.

Value Description

- The hardware has not detected a VBUS droop for 65 microseconds.
- 1 The hardware has detected a VBUS droop for 65 microseconds.

Register 98: USB VBUS Droop Control Interrupt Mask (USBVDCIM), offset 0x438

OTG


This 32-bit register specifies the interrupt mask of the VBUS droop.

USB VBUS Droop Control Interrupt Mask (USBVDCIM)

Host

Base 0x4005.0000

Offset 0x438
Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	VD	R/W	0	VBUS Droop Interrupt Mask

Specifies whether a detected VBUS droop generates an interrupt.

Value Description

No Interrupt

The hardware does not generate an interrupt on detected VBUS droop.

1 Interrupt

The hardware generates an interrupt on detected VBUS droop.

Register 99: USB VBUS Droop Control Interrupt Status and Clear (USBVDCISC), offset 0x43C

OTG


This 32-bit register specifies the masked interrupt status of the VBUS droop. It also provides a method to clear the interrupt state.

Host

USB VBUS Droop Control Interrupt Status and Clear (USBVDCISC)

Base 0x4005.0000 Offset 0x43C

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	VD	R/W1C	0	VBUS Droop Interrupt Status and Clear

Specifies whether a detected VBUS droop has generated an interrupt.

Value Description

0 No Interrupt

The hardware has not generated an interrupt for a detected VBUS droop condition.

1 Interrupt

The hardware has generated an interrupt for a detected VBUS droop condition.

Writing a 1 to this bit clears it and the **USBVDCRIS** VD bit. This bit is set if the **USBVDCRIS** VD bit is set (by hardware) and the **USBVDCIM** VD bit is set.

Register 100: USB ID Valid Detect Raw Interrupt Status (USBIDVRIS), offset 0x444


OTG

This 32-bit register specifies whether the unmasked interrupt status of the ID value is valid.

USB ID Valid Detect Raw Interrupt Status (USBIDVRIS)

Base 0x4005.0000

Offset 0x444
Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ID	RO	0	ID Valid Detect Raw Interrunt Status

Specifies the unmasked state of the ID valid detect. This bit is cleared by writing a 1 to the ${\tt ID}$ bit in the **USBIDVISC** register.

Value Description

- 0 The hardware has not detected an ID value .
- 1 The hardware has detected an ID value.

Register 101: USB ID Valid Detect Interrupt Mask (USBIDVIM), offset 0x448


OTG

This 32-bit register specifies the interrupt mask of the ID valid detection.

USB ID Valid Detect Interrupt Mask (USBIDVIM)

Base 0x4005.0000 Offset 0x448

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ID	R/W	0	ID Valid Detect Interrupt Mask

Specifies whether a detected ID valid detect generates an interrupt.

Value Description

0 No Interrupt

> The hardware does not generate an interrupt on detected ID valid.

1 Interrupt

The hardware generates an interrupt on detected ID valid.

Register 102: USB ID Valid Detect Interrupt Status and Clear (USBIDVISC), offset 0x44C


OTG

This 32-bit register specifies the masked interrupt status of the ID valid detect. It also provides a method to clear the interrupt state.

USB ID Valid Detect Interrupt Status and Clear (USBIDVISC)

Base 0x4005.0000

Offset 0x44C Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	ID	R/W1C	0	ID Valid Detect Interrupt Status and Clear

Specifies whether a detected ID Valid has generated an interrupt.

Value Description

No Interrupt

The hardware has not generated an interrupt for a detected ID Valid condition.

1 Interrupt

The hardware has generated an interrupt for a detected ID Valid

Writing a 1 to this bit clears it and the USBIDVRIS ID bit. This bit is set if the ${\tt USBIDVRIS}\ {\tt ID}\ {\tt bit}$ is set (by hardware) and the ${\tt USBIDVIM}\ {\tt ID}\ {\tt bit}$ is set.

Register 103: USB End-Point Select (USBEPS), offset 0x450

Host

This 32-bit register specifies which endpoints are mapped to the 6 allocated μDMA channels, see Table 8-1 on page 228 for more information on channel assignments.


Device

USB End-Point Select (USBEPS)

Base 0x4005.0000

OTG

Offset 0x450 Type R/W, reset 0x0000.0321



Bit/Field	Name	Type	Reset	Description
31:12	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:8	DMAC	R/W	0x3	DMA C Select

Specifies the RX and TX mapping of the third USB endpoint on μ DMA channels 4 and 5 (primary assignment).

Value Description 0x0 Endpoint 0 RX/TX 0x1 Endpoint 1 RX/TX 0x2 Endpoint 2 RX/TX 0x3 Endpoint 3 RX/TX 0x4 Endpoint 4 RX/TX 0x5 Endpoint 5 RX/TX Endpoint 6 RX/TX 0x6 0x7 Endpoint 7 RX/TX 0x8 Endpoint 8 RX/TX Endpoint 9 RX/TX 0x90x10 Endpoint 10 RX/TX Endpoint 11 RX/TX 0x12 Endpoint 12 RX/TX 0x13 Endpoint 13 RX/TX 0x14 Endpoint 14 RX/TX 0x15 Endpoint 15 RX/TX

7:4 DMAB R/W 0x2 DMA B Select

Specifies the RX and TX mapping of the second USB endpoint on μDMA channels 2 and 3 (primary assignment).

Same bit definitions as the DMAC field.

Bit/Field	Name	Type	Reset	Description
3:0	DMAA	R/W	0x1	DMA A Select
				Specifies the RX and TX mapping of the first USB endpoint on μDMA channels 0 and 1 (primary assignment).
				Same bit definitions as the DMAC field.

21 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

Note: Not all comparators have the option to drive an output pin.

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

The Stellaris[®] Analog Comparators module has the following features:

- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of these voltages
 - An individual external reference voltage
 - A shared single external reference voltage
 - A shared internal reference voltage

21.1 Block Diagram

-ve input Comparator 2 C2+_ +ve input output <none> +ve input (alternate) ACCTL2 trigger ACSTAT2 interrupt reference input C1- _ -ve input Comparator 7 C1+ +ve input <none> +ve input (alternate) ACCTL1 trigger trigger ACSTAT1 interrupt reference input C0--ve input Comparator 0 C0+ +ve input output C₀o +ve input (alternate) ACCTL0 trigger trigger ACSTAT0 interrupt reference input Voltage Interrupt Control Ref **ACRIS** ACREFCTL internal **ACMIS** bus ACINTEN interrupt

Figure 21-1. Analog Comparator Module Block Diagram

21.2 Functional Description


Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

```
VIN- < VIN+, VOUT = 1
VIN- > VIN+, VOUT = 0
```

As shown in Figure 21-2 on page 874, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.

Figure 21-2. Structure of Comparator Unit



A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN).

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin or generate an analog-to-digital converter (ADC) trigger.

Important: The ASRCP bits in the ACCTLn register must be set before using the analog comparators.

21.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 21-3 on page 874. This is controlled by a single configuration register (**ACREFCTL**). Table 21-1 on page 874 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally (V_{IRFF}).

Figure 21-3. Comparator Internal Reference Structure




Table 21-1. Internal Reference Voltage and ACREFCTL Field Values

ACREFCTL Register		Output Reference Voltage Based on VREF Field Value
EN Bit Value	RNG Bit Value	
EN=0		0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.

ACREFCTL R	legister	Output Reference Voltage Based on VREF Field Value				
EN Bit Value	RNG Bit Value					
EN=1	RNG=0	Total resistance in ladder is 31 R. $V_{\text{IREF}} = V_{\text{DDA}} \times \frac{R_{\text{VREF}}}{R_{\text{T}}}$ $V_{\text{IREF}} = V_{\text{DDA}} \times \frac{(VREF + 8)}{31}$				
		Vires = 0.85 + 0.106 × VREF The range of internal reference in this mode is 0.85-2.448 V.				
	RNG=1	Total resistance in ladder is 23 R. $V_{\text{IREF}} = V_{\text{DDA}} \times \frac{R_{\text{VREF}}}{R_{\text{T}}}$				
		$V_{\text{IREF}} = V_{\text{DDA}} \times \frac{VREF}{23}$ $V_{\text{IREF}} = 0.143 \times VREF$				
		The range of internal reference for this mode is 0-2.152 V.				

21.3 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module. See page 167.
- 2. In the GPIO module, enable the GPIO port/pin associated with co- as a GPIO input.
- 3. Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- **4.** Configure comparator 0 to use the internal voltage reference and to *not* invert the output by writing the **ACCTL0** register with the value of 0x0000.040C.
- 5. Delay for some time.
- 6. Read the comparator output value by reading the ACSTAT0 register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

21.4 Register Map

Table 21-2 on page 876 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000. Note that the analog comparator clock must be enabled before the registers can be programmed (see page 167).

Table 21-2. Analog Comparators Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	877
0x004	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	878
0x008	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	879
0x010	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	880
0x020	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	881
0x024	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	882
0x040	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	881
0x044	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	882
0x060	ACSTAT2	RO	0x0000.0000	Analog Comparator Status 2	881
0x064	ACCTL2	R/W	0x0000.0000	Analog Comparator Control 2	882

21.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.


Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000

This register provides a summary of the interrupt status (masked) of the comparator.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000

Offset 0x000 Type R/W1C, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	IN2	R/W1C	0	Comparator 2 Masked Interrupt Status
				Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt.
1	IN1	R/W1C	0	Comparator 1 Masked Interrupt Status
				Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt.
0	IN0	R/W1C	0	Comparator 0 Masked Interrupt Status

Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt.


Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004

This register provides a summary of the interrupt status (raw) of the comparator.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x004

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	IN2	RO	0	Comparator 2 Interrupt Status
				When set, indicates that an interrupt has been generated by comparator 2.
1	IN1	RO	0	Comparator 1 Interrupt Status
				When set, indicates that an interrupt has been generated by comparator 1.
0	IN0	RO	0	Comparator 0 Interrupt Status


Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x008

This register provides the interrupt enable for the comparator.

Analog Comparator Interrupt Enable (ACINTEN)

Base 0x4003.C000

Offset 0x008 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:3	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	IN2	R/W	0	Comparator 2 Interrupt Enable When set, enables the controller interrupt from the comparator 2 output
1	IN1	R/W	0	Comparator 1 Interrupt Enable When set, enables the controller interrupt from the comparator 1 output.
0	IN0	R/W	0	Comparator 0 Interrupt Enable When set, enables the controller interrupt from the comparator 0 output.


Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000

Offset 0x010
Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:10	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9	EN	R/W	0	Resistor Ladder Enable
				The EN bit specifies whether the resistor ladder is powered on. If 0, the resistor ladder is unpowered. If 1, the resistor ladder is connected to the analog V_{DD} .
				This bit is reset to 0 so that the internal reference consumes the least amount of power if not used and programmed.
8	RNG	R/W	0	Resistor Ladder Range
				The RNG bit specifies the range of the resistor ladder. If 0, the resistor ladder has a total resistance of 31 R. If 1, the resistor ladder has a total resistance of 23 R.
7:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	VREF	R/W	0x00	Resistor Ladder Voltage Ref

The \mathtt{VREF} bit field specifies the resistor ladder tap that is passed through an analog multiplexer. The voltage corresponding to the tap position is the internal reference voltage available for comparison. See Table 21-1 on page 874 for some output reference voltage examples.

Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x020

Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x040

Register 7: Analog Comparator Status 2 (ACSTAT2), offset 0x060

These registers specify the current output value of the comparator.

Analog Comparator Status 0 (ACSTAT0)

Base 0x4003.C000 Offset 0x020 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					i			rese	rved							'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	45	4.4	40	40		40	•		_		_		•	2		•
	15	14	13	12	11	10	9	- 8	/	6	5	4	3		1	0
			l	l	' '		rese	rved							OVAL	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	OVAL	RO	0	Comparator Output Value
				The OVAL bit specifies the current output value of the comparator.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 8: Analog Comparator Control 0 (ACCTL0), offset 0x024 Register 9: Analog Comparator Control 1 (ACCTL1), offset 0x044 Register 10: Analog Comparator Control 2 (ACCTL2), offset 0x064

These registers configure the comparator's input and output.

Analog Comparator Control 0 (ACCTL0)

Base 0x4003.C000

Offset 0x024
Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					i			rese	rved							•
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	rved		TOEN	ASF	RCP	reserved	TSLVAL	TS	EN	ISLVAL	ISI	ΞN	CINV	reserved
Туре	RO	RO	RO	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Type	Reset	Description
31:12	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	TOEN	R/W	0	Trigger Output Enable
				The ${\tt TOEN}$ bit enables the ADC event transmission to the ADC. If 0, the event is suppressed and not sent to the ADC. If 1, the event is transmitted to the ADC.
10:9	ASRCP	R/W	0x00	Analog Source Positive
				The ASRCP field specifies the source of input voltage to the VIN+ terminal of the comparator. The encodings for this field are as follows:
				Value Function
				0x0 Pin value
				0x1 Pin value of C0+
				0x2 Internal voltage reference
				0x3 Reserved
8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	TSLVAL	R/W	0	Trigger Sense Level Value
				The TSLVAL bit specifies the sense value of the input that generates an ADC event if in Level Sense mode. If 0, an ADC event is generated if the comparator output is Low. Otherwise, an ADC event is generated

if the comparator output is High.

Bit/Field	Name	Туре	Reset	Description
6:5	TSEN	R/W	0x0	Trigger Sense
				The TSEN field specifies the sense of the comparator output that generates an ADC event. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see TSLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
4	ISLVAL	R/W	0	Interrupt Sense Level Value
•	1024712	1011	Ü	The ISLVAL bit specifies the sense value of the input that generates
				an interrupt if in Level Sense mode. If 0, an interrupt is generated if the comparator output is Low. Otherwise, an interrupt is generated if the comparator output is High.
3:2	ISEN	R/W	0x0	Interrupt Sense
				The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see ISLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
1	CINV	R/W	0	Comparator Output Invert
				The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

22 Pulse Width Modulator (PWM)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

The Stellaris[®] PWM module consists of four PWM generator blocks and a control block. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that can either be independent signals (other than being based on the same timer and therefore having the same frequency) or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.

The Stellaris[®] PWM module provides a great deal of flexibility. It can generate simple PWM signals, such as those required by a simple charge pump. It can also generate paired PWM signals with dead-band delays, such as those required by a half-H bridge driver. Three generator blocks can also generate the full six channels of gate controls required by a 3-phase inverter bridge.

Each Stellaris® PWM module has the following features:

- One 16-bit counter
 - Runs in Down or Up/Down mode
 - Output frequency controlled by a 16-bit load value
 - Load value updates can be synchronized
 - Produces output signals at zero and load value
- Two PWM comparators
 - Comparator value updates can be synchronized
 - Produces output signals on match
- PWM signal generator
 - Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
 - Produces two independent PWM signals
- Dead-band generator
 - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
 - Can be bypassed, leaving input PWM signals unmodified
- Can initiate an ADC sample sequence

The control block determines the polarity of the PWM signals and which signals are passed through to the pins. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins. The PWM control block has the following options:

- PWM output enable of each PWM signal
- Optional output inversion of each PWM signal (polarity control)
- Optional fault handling for each PWM signal
- Synchronization of timers in the PWM generator blocks
- Synchronization of timer/comparator updates across the PWM generator blocks
- Interrupt status summary of the PWM generator blocks
- Extended fault capabilities with multiple fault signals, programmable polarities, and filtering
- PWM generators can be operated independently or synchronized with other generators

22.1 Block Diagram

Figure 22-1 on page 885 provides the Stellaris[®] PWM module unit diagram and Figure 22-2 on page 886 provides a more detailed diagram of a Stellaris[®] PWM generator. The LM3S9B95 controller contains four generator blocks (PWM0, PWM1, PWM2, and PWM3) and generates eight independent PWM signals or four paired PWM signals with dead-band delays inserted.




Figure 22-1. PWM Unit Diagram




Figure 22-2. PWM Module Block Diagram

22.2 Functional Description

22.2.1 PWM Timer

The timer in each PWM generator runs in one of two modes: Count-Down mode or Count-Up/Down mode. In Count-Down mode, the timer counts from the load value to zero, goes back to the load value, and continues counting down. In Count-Up/Down mode, the timer counts from zero up to the load value, back down to zero, back up to the load value, and so on. Generally, Count-Down mode is used for generating left- or right-aligned PWM signals, while the Count-Up/Down mode is used for generating center-aligned PWM signals.

The timers output three signals that are used in the PWM generation process: the direction signal (this is always Low in Count-Down mode, but alternates between Low and High in Count-Up/Down mode), a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is equal to the load value. Note that in Count-Down mode, the zero pulse is immediately followed by the load pulse.

22.2.2 PWM Comparators

There are two comparators in each PWM generator that monitor the value of the counter; when either match the counter, they output a single-clock-cycle-width High pulse. When in Count-Up/Down mode, these comparators match both when counting up and when counting down; they are therefore qualified by the counter direction signal. These qualified pulses are used in the PWM generation process. If either comparator match value is greater than the counter load value, then that comparator never outputs a High pulse.

Figure 22-3 on page 887 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Down mode. Figure 22-4 on page 887 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Up/Down mode.





Figure 22-3. PWM Count-Down Mode





22.2.3 PWM Signal Generator

The PWM generator takes these pulses (qualified by the direction signal), and generates two PWM signals. In Count-Down mode, there are four events that can affect the PWM signal: zero, load, match A down, and match B down. In Count-Up/Down mode, there are six events that can affect the PWM signal: zero, load, match A down, match A up, match B down, and match B up. The match A or match B events are ignored when they coincide with the zero or load events. If the match A and match B events coincide, the first signal, PWMA, is generated based only on the match A event, and the second signal, PWMB, is generated based only on the match B event.

For each event, the effect on each output PWM signal is programmable: it can be left alone (ignoring the event), it can be toggled, it can be driven Low, or it can be driven High. These actions can be used to generate a pair of PWM signals of various positions and duty cycles, which do or do not overlap. Figure 22-5 on page 888 shows the use of Count-Up/Down mode to generate a pair of center-aligned, overlapped PWM signals that have different duty cycles.

Figure 22-5. PWM Generation Example In Count-Up/Down Mode


In this example, the first generator is set to drive High on match A up, drive Low on match A down, and ignore the other four events. The second generator is set to drive High on match B up, drive Low on match B down, and ignore the other four events. Changing the value of comparator A changes the duty cycle of the PWMA signal, and changing the value of comparator B changes the duty cycle of the PWMB signal.

22.2.4 Dead-Band Generator

The two PWM signals produced by the PWM generator are passed to the dead-band generator. If disabled, the PWM signals simply pass through unmodified. If enabled, the second PWM signal is lost and two PWM signals are generated based on the first PWM signal. The first output PWM signal is the input signal with the rising edge delayed by a programmable amount. The second output PWM signal is the inversion of the input signal with a programmable delay added between the falling edge of the input signal and the rising edge of this new signal.

This is therefore a pair of active High signals where one is always High, except for a programmable amount of time at transitions where both are Low. These signals are therefore suitable for driving a half-H bridge, with the dead-band delays preventing shoot-through current from damaging the power electronics. Figure 22-6 on page 888 shows the effect of the dead-band generator on an input PWM signal.

Figure 22-6. PWM Dead-Band Generator



22.2.5 Interrupt/ADC-Trigger Selector

The PWM generator also takes the same four (or six) counter events and uses them to generate an interrupt or an ADC trigger. Any of these events or a set of these events can be selected as a source for an interrupt; when any of the selected events occur, an interrupt is generated. Additionally, the same event, a different event, the same set of events, or a different set of events can be selected as a source for an ADC trigger; when any of these selected events occur, an ADC trigger pulse is generated. The selection of events allows the interrupt or ADC trigger to occur at a specific position within the PWM signal. Note that interrupts and ADC triggers are based on the raw events; delays in the PWM signal edges caused by the dead-band generator are not taken into account.

22.2.6 Synchronization Methods

The PWM unit provides four PWM generators providing eight PWM outputs that may be used in a wide variety of applications. Generally speaking, this falls into combinations of two categories of operation:

- Unsynchronized. The PWM generator and its two output signals are used by itself, independent of other PWM generators.
- **Synchronized.** The PWM generator and its two outputs signals are used in conjunction with other PWM generators using a common, unified time base.

If multiple PWM generators are configured with the same counter load value, this can be used to guarantee that they also have the same count value (this does imply that the PWM generators must be configured before they are synchronized). With this, more than two PWM signals can be produced with a known relationship between the edges of those signals since the counters always have the same values. Other states in the unit provide mechanisms to maintain the common time base and mutual synchronization.

The counter in a PWM unit generator can be reset to zero by writing the **PWM Time Base Sync** (**PWMSYNC**) register and setting the Sync bit associated with the generator. Multiple PWM generators can be synchronized together by setting all necessary Sync bits in one access. For example, setting the Sync0 and Sync1 bits in the **PWMSYNC** register causes the counters in PWM generators 0 and 1 to reset together.

Additionally, the state of a PWM unit is affected by writing to the registers of the PWM unit and the PWM units' generators, which has an effect on the synchronization between multiple PWM generators. Depending on the register accessed, the register state is updated in one of the following three ways:

- Immediately. The write value has immediate effect, and the hardware reacts immediately.
- Locally Synchronized. The write value does not affect the logic until the counter reaches the value zero. In this case, the effect of the write is deferred until the end of the PWM cycle (when the counter reaches zero). By waiting for the counter to reach zero, a guaranteed behavior is defined, and overly short or overly long output PWM pulses are prevented.
- Globally Synchronized. The write value does not affect the logic until two sequential events have occurred: (1) the global synchronization bit applicable to the generator is set, and (2) the counter reaches zero. In this case, the effect of the write is deferred until the end of the PWM cycle (when the counter reaches zero) following the end of all updates. This mode allows multiple items in multiple PWM generators to be updated simultaneously without odd effects during the update; everything runs from the old values until a point at which they all run from the new values. The Update mode of the load and comparator match values can be individually configured in each PWM generator block. It typically makes sense to use the synchronous update mechanism across PWM generator blocks when the timers in those blocks are synchronized, although this is not required in order for this mechanism to function properly.

The following registers provide either local or global synchronization based on the state of the **PWMnCTL** register Update bit value:

Generator Registers: PWMnLOAD, PWMnCMPA, and PWMnCMPB

The following registers are provided with the optional functionality of synchronously updating rather than having all updates take immediate effect. The default update mode is immediate.

- Module-Level Register: PWMENABLE
- Generator Register: PWMnGENA, PWMnGENB, PWMnDBCTL, PWMnDBRISE, and PWMnDBFALL.

All other registers are considered statically provisioned for the execution of an application or are used dynamically for purposes unrelated to maintaining synchronization, and therefore, do not need synchronous update functionality.

22.2.7 Fault Conditions

A fault condition is one in which the controller must be signaled to stop normal PWM function and then sets the outputs to a safe state. There are two basic situations where this becomes necessary:

- The controller is stalled and cannot perform the necessary computation in the time required for motion control
- An external error or event is detected, such as an error

The PWM unit can use the following inputs to generate a fault condition, including:

- FAULTn pin assertion
- A stall of the controller generated by the debugger
- The trigger of an ADC digital comparator

Fault conditions are calculated on a per-PWM generator basis. Each PWM generator configures the necessary conditions to indicate a fault condition exists. This method allows the development of applications with dependent and independent control.

Each PWM generator's mode control, including fault condition handling, is provided in the **PWMnCTL** register. This register determines whether a single FAULTO input is used (as previous Stellaris[®] products support) or whether all FAULTn input signals may be used to generate a fault condition. This register allows the fault condition duration to last as long as the external condition lasts, or it may specify that the external condition be latched and the fault condition (and its effects) last until cleared by software. Finally, this register also enables a counter that may be used to extend the period of a fault condition for external events to assure that the duration is a minimum length. The minimum fault period count is specified in the **PWMnMINFLTPER** register.

These PWM generator registers provide status, control, and configure the fault condition in each PWM generator: **PWMnFLTSRC0**, **PWMnFLTSRC1**, **PWMnFLTSTAT0**, **PWMnFLTSTAT1**, and **PWMnFLTSEN**.

There are up to four FAULT input pins (FAULT0-FAULT3). These pins may be used with circuits that generate an active High or active Low signal to indicate an error condition. Each of the FAULTn pins may be individually programmed for this logic sense using the **PWMnFLTSEN** register.

The **PWMnFLTSRC0** and **PWMnFLTSRC1** registers define the contribution of the external fault sources. Using these registers, individual or groups of FAULTn signals are ORed together to specify the external fault generating conditions.

Status regarding the specific fault cause is provided in PWMnFLTSTAT0 and PWMnFLTSTAT1.

PWM generator fault conditions may be promoted to a controller interrupt using the **PWMINTEN** register.

During fault conditions, the PWM output signals usually require being driven to safe values so that external equipment may be safely controlled. To facilitate this, the **PWMFAULT** register is used to determine if the generated signal continues to be passed driven, or a specific fault condition encoding is driven on the PWM output, as specified in the **PWMFAULTVAL** register.

22.2.8 Output Control Block

With each PWM generator block producing two raw PWM signals, the output control block takes care of the final conditioning of the PWM signals before they go to the pins. Via a single register, the set of PWM signals that are actually enabled to the pins can be modified; this can be used, for example, to perform commutation of a brushless DC motor with a single register write (and without modifying the individual PWM generators, which are modified by the feedback control loop). Similarly, fault control can disable any of the PWM signals as well. A final inversion can be applied to any of the PWM signals, making them active Low instead of the default active High.

22.3 Initialization and Configuration

The following example shows how to initialize the PWM Generator 0 with a 25-KHz frequency, and with a 25% duty cycle on the PWM0 pin and a 75% duty cycle on the PWM1 pin. This example assumes the system clock is 20 MHz.

- 1. Enable the PWM clock by writing a value of 0x0010.0000 to the **RCGC0** register in the System Control module. See page 158.
- Enable the clock to the appropriate GPIO module via the RCGC2 register in the System Control module. See page 179.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the GPIOAFSEL register.
- Configure the Run-Mode Clock Configuration (RCC) register in the System Control module to use the PWM divide (USEPWMDIV) and set the divider (PWMDIV) to divide by 2 (000).
- 5. Configure the PWM generator for countdown mode with immediate updates to the parameters.
 - Write the **PWM0CTL** register with a value of 0x0000.0000.
 - Write the PWM0GENA register with a value of 0x0000.008C.
 - Write the PWM0GENB register with a value of 0x0000.080C.
- 6. Set the period. For a 25-KHz frequency, the period = 1/25,000, or 40 microseconds. The PWM clock source is 10 MHz; the system clock divided by 2. This translates to 400 clock ticks per period. Use this value to set the **PWM0LOAD** register. In Count-Down mode, set the Load field in the **PWM0LOAD** register to the requested period minus one.
 - Write the PWM0LOAD register with a value of 0x0000.018F.
- 7. Set the pulse width of the PWM0 pin for a 25% duty cycle.
 - Write the **PWM0CMPA** register with a value of 0x0000.012B.
- 8. Set the pulse width of the PWM1 pin for a 75% duty cycle.
 - Write the PWM0CMPB register with a value of 0x0000.0063.

- 9. Start the timers in PWM generator 0.
 - Write the **PWM0CTL** register with a value of 0x0000.0001.
- 10. Enable PWM outputs.
 - Write the **PWMENABLE** register with a value of 0x0000.0003.

22.4 Register Map

Table 22-1 on page 892 lists the PWM registers. The offset listed is a hexadecimal increment to the register's address, relative to the PWM base address of 0x4002.8000. Note that the PWM module clock must be enabled before the registers can be programmed (see page 158).

Table 22-1. PWM Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	PWMCTL	R/W	0x0000.0000	PWM Master Control	895
0x004	PWMSYNC	R/W	0x0000.0000	PWM Time Base Sync	896
0x008	PWMENABLE	R/W	0x0000.0000	PWM Output Enable	897
0x00C	PWMINVERT	R/W	0x0000.0000	PWM Output Inversion	899
0x010	PWMFAULT	R/W	0x0000.0000	PWM Output Fault	900
0x014	PWMINTEN	R/W	0x0000.0000	PWM Interrupt Enable	902
0x018	PWMRIS	RO	0x0000.0000	PWM Raw Interrupt Status	904
0x01C	PWMISC	R/W1C	0x0000.0000	PWM Interrupt Status and Clear	906
0x020	PWMSTATUS	RO	0x0000.0000	PWM Status	908
0x024	PWMFAULTVAL	R/W	0x0000.0000	PWM Fault Condition Value	909
0x040	PWM0CTL	R/W	0x0000.0000	PWM0 Control	911
0x044	PWM0INTEN	R/W	0x0000.0000	PWM0 Interrupt and Trigger Enable	916
0x048	PWM0RIS	RO	0x0000.0000	PWM0 Raw Interrupt Status	918
0x04C	PWM0ISC	R/W1C	0x0000.0000	PWM0 Interrupt Status and Clear	919
0x050	PWM0LOAD	R/W	0x0000.0000	PWM0 Load	920
0x054	PWM0COUNT	RO	0x0000.0000	PWM0 Counter	921
0x058	PWM0CMPA	R/W	0x0000.0000	PWM0 Compare A	922
0x05C	PWM0CMPB	R/W	0x0000.0000	PWM0 Compare B	923
0x060	PWM0GENA	R/W	0x0000.0000	PWM0 Generator A Control	924
0x064	PWM0GENB	R/W	0x0000.0000	PWM0 Generator B Control	927
0x068	PWM0DBCTL	R/W	0x0000.0000	PWM0 Dead-Band Control	930
0x06C	PWM0DBRISE	R/W	0x0000.0000	PWM0 Dead-Band Rising-Edge Delay	931
0x070	PWM0DBFALL	R/W	0x0000.0000	PWM0 Dead-Band Falling-Edge-Delay	932

Offset	Name	Туре	Reset	Description	See page
0x074	PWM0FLTSRC0	R/W	0x0000.0000	PWM0 Fault Source 0	933
0x078	PWM0FLTSRC1	R/W	0x0000.0000	PWM0 Fault Source 1	935
0x07C	PWM0MINFLTPER	R/W	0x0000.0000	PWM0 Minimum Fault Period	937
0x080	PWM1CTL	R/W	0x0000.0000	PWM1 Control	911
0x084	PWM1INTEN	R/W	0x0000.0000	PWM1 Interrupt and Trigger Enable	916
0x088	PWM1RIS	RO	0x0000.0000	PWM1 Raw Interrupt Status	918
0x08C	PWM1ISC	R/W1C	0x0000.0000	PWM1 Interrupt Status and Clear	919
0x090	PWM1LOAD	R/W	0x0000.0000	PWM1 Load	920
0x094	PWM1COUNT	RO	0x0000.0000	PWM1 Counter	921
0x098	PWM1CMPA	R/W	0x0000.0000	PWM1 Compare A	922
0x09C	PWM1CMPB	R/W	0x0000.0000	PWM1 Compare B	923
0x0A0	PWM1GENA	R/W	0x0000.0000	PWM1 Generator A Control	924
0x0A4	PWM1GENB	R/W	0x0000.0000	PWM1 Generator B Control	927
0x0A8	PWM1DBCTL	R/W	0x0000.0000	PWM1 Dead-Band Control	930
0x0AC	PWM1DBRISE	R/W	0x0000.0000	PWM1 Dead-Band Rising-Edge Delay	931
0x0B0	PWM1DBFALL	R/W	0x0000.0000	PWM1 Dead-Band Falling-Edge-Delay	932
0x0B4	PWM1FLTSRC0	R/W	0x0000.0000	PWM1 Fault Source 0	933
0x0B8	PWM1FLTSRC1	R/W	0x0000.0000	PWM1 Fault Source 1	935
0x0BC	PWM1MINFLTPER	R/W	0x0000.0000	PWM1 Minimum Fault Period	937
0x0C0	PWM2CTL	R/W	0x0000.0000	PWM2 Control	911
0x0C4	PWM2INTEN	R/W	0x0000.0000	PWM2 Interrupt and Trigger Enable	916
0x0C8	PWM2RIS	RO	0x0000.0000	PWM2 Raw Interrupt Status	918
0x0CC	PWM2ISC	R/W1C	0x0000.0000	PWM2 Interrupt Status and Clear	919
0x0D0	PWM2LOAD	R/W	0x0000.0000	PWM2 Load	920
0x0D4	PWM2COUNT	RO	0x0000.0000	PWM2 Counter	921
0x0D8	PWM2CMPA	R/W	0x0000.0000	PWM2 Compare A	922
0x0DC	PWM2CMPB	R/W	0x0000.0000	PWM2 Compare B	923
0x0E0	PWM2GENA	R/W	0x0000.0000	PWM2 Generator A Control	924
0x0E4	PWM2GENB	R/W	0x0000.0000	PWM2 Generator B Control	927
0x0E8	PWM2DBCTL	R/W	0x0000.0000	PWM2 Dead-Band Control	930
0x0EC	PWM2DBRISE	R/W	0x0000.0000	PWM2 Dead-Band Rising-Edge Delay	931
0x0F0	PWM2DBFALL	R/W	0x0000.0000	PWM2 Dead-Band Falling-Edge-Delay	932
0x0F4	PWM2FLTSRC0	R/W	0x0000.0000	PWM2 Fault Source 0	933

Offset	Name	Туре	Reset	Description	See page
0x0F8	PWM2FLTSRC1	R/W	0x0000.0000	PWM2 Fault Source 1	935
0x0FC	PWM2MINFLTPER	R/W	0x0000.0000	PWM2 Minimum Fault Period	937
0x100	PWM3CTL	R/W	0x0000.0000	PWM3 Control	911
0x104	PWM3INTEN	R/W	0x0000.0000	PWM3 Interrupt and Trigger Enable	916
0x108	PWM3RIS	RO	0x0000.0000	PWM3 Raw Interrupt Status	918
0x10C	PWM3ISC	R/W1C	0x0000.0000	PWM3 Interrupt Status and Clear	919
0x110	PWM3LOAD	R/W	0x0000.0000	PWM3 Load	920
0x114	PWM3COUNT	RO	0x0000.0000	PWM3 Counter	921
0x118	PWM3CMPA	R/W	0x0000.0000	PWM3 Compare A	922
0x11C	PWM3CMPB	R/W	0x0000.0000	PWM3 Compare B	923
0x120	PWM3GENA	R/W	0x0000.0000	PWM3 Generator A Control	924
0x124	PWM3GENB	R/W	0x0000.0000	PWM3 Generator B Control	927
0x128	PWM3DBCTL	R/W	0x0000.0000	PWM3 Dead-Band Control	930
0x12C	PWM3DBRISE	R/W	0x0000.0000	PWM3 Dead-Band Rising-Edge Delay	931
0x130	PWM3DBFALL	R/W	0x0000.0000	PWM3 Dead-Band Falling-Edge-Delay	932
0x134	PWM3FLTSRC0	R/W	0x0000.0000	PWM3 Fault Source 0	933
0x138	PWM3FLTSRC1	R/W	0x0000.0000	PWM3 Fault Source 1	935
0x13C	PWM3MINFLTPER	R/W	0x0000.0000	PWM3 Minimum Fault Period	937
0x800	PWM0FLTSEN	R/W	0x0000.0000	PWM0 Fault Pin Logic Sense	938
0x804	PWM0FLTSTAT0	-	0x0000.0000	PWM0 Fault Status 0	939
0x808	PWM0FLTSTAT1	-	0x0000.0000	PWM0 Fault Status 1	941
0x880	PWM1FLTSEN	R/W	0x0000.0000	PWM1 Fault Pin Logic Sense	938
0x884	PWM1FLTSTAT0	-	0x0000.0000	PWM1 Fault Status 0	939
0x888	PWM1FLTSTAT1	-	0x0000.0000	PWM1 Fault Status 1	941
0x900	PWM2FLTSEN	R/W	0x0000.0000	PWM2 Fault Pin Logic Sense	938
0x904	PWM2FLTSTAT0	-	0x0000.0000	PWM2 Fault Status 0	939
0x908	PWM2FLTSTAT1	-	0x0000.0000	PWM2 Fault Status 1	941
0x980	PWM3FLTSEN	R/W	0x0000.0000	PWM3 Fault Pin Logic Sense	938
0x984	PWM3FLTSTAT0	-	0x0000.0000	PWM3 Fault Status 0	939
0x988	PWM3FLTSTAT1	-	0x0000.0000	PWM3 Fault Status 1	941

22.5 Register Descriptions

The remainder of this section lists and describes the PWM registers, in numerical order by address offset.


Register 1: PWM Master Control (PWMCTL), offset 0x000

This register provides master control over the PWM generation blocks.

PWM Master Control (PWMCTL)

Base 0x4002.8000 Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	GlobalSync3	R/W	0	Update PWM Generator 3
				Same as GlobalSync0 but for PWM generator 3.
2	GlobalSync2	R/W	0	Update PWM Generator 2
				Same as GlobalSync0 but for PWM generator 2.
1	GlobalSync1	R/W	0	Update PWM Generator 1
				Same as GlobalSync0 but for PWM generator 1.
0	GlobalSync0	R/W	0	Update PWM Generator 0

Setting this bit causes any queued update to a load or comparator register in PWM generator 0 to be applied the next time the corresponding counter becomes zero. This bit automatically clears when the updates have completed; it cannot be cleared by software.


Register 2: PWM Time Base Sync (PWMSYNC), offset 0x004

This register provides a method to perform synchronization of the counters in the PWM generation blocks. Writing a bit in this register to 1 causes the specified counter to reset back to 0; writing multiple bits resets multiple counters simultaneously. The bits auto-clear after the reset has occurred; reading them back as zero indicates that the synchronization has completed.

PWM Time Base Sync (PWMSYNC)

Base 0x4002.8000

Offset 0x004 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	Sync3	R/W	0	Reset Generator 3 Counter Performs a reset of the PWM generator 3 counter.
2	Sync2	R/W	0	Reset Generator 2 Counter Performs a reset of the PWM generator 2 counter.
1	Sync1	R/W	0	Reset Generator 1 Counter Performs a reset of the PWM generator 1 counter.
0	Sync0	R/W	0	Reset Generator 0 Counter Performs a reset of the PWM generator 0 counter.

Register 3: PWM Output Enable (PWMENABLE), offset 0x008

This register provides a master control of which generated PWM signals are output to device pins. By disabling a PWM output, the generation process can continue (for example, when the time bases are synchronized) without driving PWM signals to the pins. When bits in this register are set, the corresponding PWM signal is passed through to the output stage, which is controlled by the **PWMINVERT** register. When bits are not set, the PWM signal is replaced by a zero value which is also passed to the output stage.

PWM Output Enable (PWMENABLE)

Base 0x4002.8000 Offset 0x008

Type R/W, reset 0x0000.0000

Type	r/vv, rese	St UXUUU	0.0000															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	'						' '	rese	erved		'	'		'				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ſ			1	rese	rved		1 1		PWM7En	PWM6En	PWM5En	PWM4En	PWM3En	PWM2En	PWM1En	PWM0En		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
В	it/Field		Nam	ne	Ту	ре	Reset	Des	scription									
31:8		reserved			R	0	0x00	con	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	7		PWM7En			R/W		PW	PWM7 Output Enable									
								When set, allows the generated ${\tt PWM7}$ signal to be passed to the device pin.										
	6		PWM6En			R/W		PWM6 Output Enable										
								When set, allows the generated ${\tt PWM6}$ signal to be passed to the device pin.										
	5		PWM5En			R/W		PWM5 Output Enable										
									When set, allows the generated ${\tt PWM5}$ signal to be passed pin.				sed to the	e device				
	4		PWM4En		R/W		0	PWM4 Output Enable										
								When set, allows the generated ${\tt PWM4}$ signal to be passed to the device pin.										
3		PWM3En		R/W		0	PWM3 Output Enable											
								When set, allows the generated ${\tt PWM3}$ signal to be passed to the device pin.										
	2	PW		WM2En	R/W		0	PWM2 Output Enable										
								When set, allows the generated ${\tt PWM2}$ signal to be passed to the device pin.										

Bit/Field	Name	Type	Reset	Description
1	PWM1En	R/W	0	PWM1 Output Enable
				When set, allows the generated ${\tt PWM1}$ signal to be passed to the device pin.
0	PWM0En	R/W	0	PWM0 Output Enable
				When set, allows the generated ${\tt PWM0}$ signal to be passed to the device pin.


Register 4: PWM Output Inversion (PWMINVERT), offset 0x00C

This register provides a master control of the polarity of the PWM signals on the device pins. The PWM signals generated by the PWM generator are active High; they can optionally be made active Low via this register. Disabled PWM channels are also passed through the output inverter (if so configured) so that inactive channels maintain the correct polarity.

PWM Output Inversion (PWMINVERT)

Base 0x4002.8000

Offset 0x00C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	PWM7Inv	R/W	0	Invert PWM7 Signal
				When set, the generated PWM7 signal is inverted.
6	PWM6Inv	R/W	0	Invert PWM6 Signal
				When set, the generated ₽₩M6 signal is inverted.
5	PWM5Inv	R/W	0	Invert PWM5 Signal
				When set, the generated PWM5 signal is inverted.
4	PWM4Inv	R/W	0	Invert PWM4 Signal
				When set, the generated ${\tt PWM4}$ signal is inverted.
3	PWM3Inv	R/W	0	Invert PWM3 Signal
				When set, the generated ℙ₩M3 signal is inverted.
2	PWM2Inv	R/W	0	Invert ₽₩M2 Signal
				When set, the generated ${\tt PWM2}$ signal is inverted.
1	PWM1Inv	R/W	0	Invert PWM1 Signal
				When set, the generated ${\tt PWM1}$ signal is inverted.
0	PWM0Inv	R/W	0	Invert ₽₩M0 Signal
				When set, the generated PWM0 signal is inverted.

Register 5: PWM Output Fault (PWMFAULT), offset 0x010

This register controls the behavior of the PWM outputs in the presence of fault conditions. Both the fault inputs and debug events are considered fault conditions. On a fault condition, each PWM signal can be passed through unmodified or driven to a specified value. For outputs that are configured for pass-through, the debug event handling on the corresponding PWM generator also determines if the PWM signal continues to be generated.

Fault condition control occurs before the output inverter, so PWM signals driven to a specified value on fault are inverted if the channel is configured for inversion (therefore, the pin is driven to the logical complement of the specified value on a fault condition).

PWM Output Fault (PWMFAULT)

Base 0x4002.8000 Offset 0x010

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	'						'	rese	rved •									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	ľ			rese	rved		1 1		Fault7	Fault6	Fault5	Fault4	Fault3	Fault2	Fault1	Fault0		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit/Field			Name		Type		Reset	Des	Description									
31:8			reserved			RO			Software should not rely on the value of a reserved bit. To provide									
									compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	7		Fault7			R/W			PWM7 Fault									
	,	i auiti			R/W 0		O		When set, the PWM7 output signal is driven to a specified value on a									
									fault condition.									
6			Fault6			R/W		PWI	PWM6 Fault									
												utput signal is driven to a specified value on a						
								fault	t condition	n.								
	5		Fault5			R/W		PWI	PWM5 Fault									
									en set, the	ne PWM5	output si	ignal is d	riven to	a specifi	ed value	on a		
	4		Faul	+ 4	D/	10/	0											
4			Fault4			R/W 0			PWM4 Fault When set, the PWM4 output signal is driven to a specified value on a									
									t condition		output S	igital is u	iiiveii to	a speciii	eu value	ona		
3			Fault3		R/W		0	PWI	PWM3 Fault									
							When set, the PWM3 output signal is driven to a specified fault condition.						ed value	on a				
	2		Faul	t2	R/	W	0	PWI	PWM2 Fault									
								Whe	When set, the PWM2 output signal is driven to a specified value on a									

fault condition.

Bit/Field	Name	Type	Reset	Description
1	Fault1	R/W	0	PWM1 Fault
				When set, the ${\tt PWM1}$ output signal is driven to a specified value on a fault condition.
0	Fault0	R/W	0	PWM0 Fault
				When set, the ${\tt PWM0}$ output signal is driven to a specified value on a fault condition.


February 24, 2009 901

Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014

This register controls the global interrupt generation capabilities of the PWM module. The events that can cause an interrupt are the fault input and the individual interrupts from the PWM generators.

PWM Interrupt Enable (PWMINTEN)

Base 0x4002.8000 Offset 0x014 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:20	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19	IntFault3	R/W	0	Interrupt Fault 3
				When set, an interrupt occurs when the fault condition for PWM generator 3 is asserted.
18	IntFault2	R/W	0	Interrupt Fault 2
				When set, an interrupt occurs when the fault condition for PWM generator 2 is asserted.
17	IntFault1	R/W	0	Interrupt Fault 1
				When set, an interrupt occurs when the fault condition for PWM generator 1 is asserted.
16	IntFault0	R/W	0	Interrupt Fault 0
				When set, an interrupt occurs when the ${\tt FAULT0}$ input is asserted or the fault condition for PWM generator 0 is asserted.
15:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	IntPWM3	R/W	0	PWM3 Interrupt Enable
				When set, an interrupt occurs when the PWM generator 3 block asserts an interrupt.
2	IntPWM2	R/W	0	PWM2 Interrupt Enable
				When set, an interrupt occurs when the PWM generator 2 block asserts an interrupt.
1	IntPWM1	R/W	0	PWM1 Interrupt Enable
				When set, an interrupt occurs when the PWM generator 1 block asserts an interrupt.

Bit/Field	Name	Type	Reset	Description
0	IntPWM0	R/W	0	PWM0 Interrupt Enable
				When set, an interrupt occurs when the PWM generator 0 block asserts an interrupt.

Register 7: PWM Raw Interrupt Status (PWMRIS), offset 0x018

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller. The fault interrupt is latched on detection; it must be cleared through the **PWM Interrupt Status and Clear (PWMISC)** register (see page 906). The PWM generator interrupts simply reflect the status of the PWM generators; they are cleared via the interrupt status register in the PWM generator blocks. Bits set to 1 indicate the events that are active; zero bits indicate that the event in question is not active.

PWM Raw Interrupt Status (PWMRIS)

Base 0x4002.8000 Offset 0x018

Type RO, reset 0x0000.0000

						res	erved						IntFault3	IntFault2	IntFault1	IntFault0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'	·			l	res	erved						IntPWM3	IntPWM2	IntPWM1	IntPWM0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Е	Bit/Field Name Ty		Ту	ре	Reset	Des	Description									
	31:20		reserv	ved	R	0	0x00	com	patibility	with futu	ıre prodi	ucts, the	e of a reservalue of e operation	a reserv		
	19		IntFa	ult3	R	0	0	Inte	rrupt Fau	ılt PWM	3					
								Indi	cates tha	it the fau	It condit	ion for F	WM gen	erator 3	is assert	ing.
	18		IntFa	ult2	R	.0	0	Inte	rrupt Fau	ılt PWM	2					
								Indi	cates tha	t the fau	It condit	ion for F	WM gen	erator 2	is assert	ing.
	17		IntFa	ult1	RO		0		Interrupt Fault PWM 1							
								Indi	Indicates that the fault condition for PWM generator 1 is asser			is assert	ing.			
	16		IntFa	ult0	R	0	0 Inter			Interrupt Fault PWM 0						
									cates tha M genera				serting o	r the fau	t conditi	on for
	15:4		reserv	ved	R	.0	0x00	com	patibility	with futu	ıre prodi	ucts, the	e of a reservature of e operation	a reserv		
	3		IntPW	′M3	R	.0	0	PWI	M3 Interr	upt Asse	erted					
								Indi	cates tha	t the PV	/M gene	rator 3 t	olock is a	sserting	its interr	upt.
	2		IntPW	′M2	R	.0	0	PWI	M2 Interr	upt Asse	erted					
								Indi	cates tha	t the PV	/M gene	rator 2 t	olock is a	sserting	its interr	upt.
	1		IntPW	′M1	R	0	0	PWI	M1 Interr	upt Asse	erted					

Indicates that the PWM generator 1 block is asserting its interrupt.

Bit/Field	Name	Type	Reset	Description
0	IntPWM0	RO	0	PWM0 Interrupt Asserted
				Indicates that the PWM generator 0 block is asserting its interrupt.

Register 8: PWM Interrupt Status and Clear (PWMISC), offset 0x01C

This register provides a summary of the interrupt status of the individual PWM generator blocks. A bit set to 1 indicates that the corresponding generator block is asserting an interrupt. The individual interrupt status registers in each block must be consulted to determine the reason for the interrupt, and used to clear the interrupt. For the fault interrupt, a write of 1 to that bit position clears the latched interrupt status.

PWM Interrupt Status and Clear (PWMISC)

Base 0x4002.8000 Offset 0x01C

Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					, , ,	res	erved		<u>'</u>				IntFault3	IntFault2	IntFault1	IntFault0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ	'		ı	1 1	res	erved			T			IntPWM3	IntPWM2	IntPWM1	IntPWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Name		Туј	ре	Reset	Des	Description									
	31:20 reserved		R	0	0x00	com	Software should not rely on the value of a reserved bit. To procompatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.									
	19		IntFa	ult3	R/W	/1C	0	FAU	LT3 Inte	rupt Ass	serted					
									cates that			out is as	serting o	r the FAU	JLT3 lato	ch has
	18		IntFa	ult2	R/W	/1C	0	FAU	LT2 Inte	rupt Ass	serted					
									cates that tured an a			out is as	serting o	r the FAU	JLT2 lat o	ch has
	17		IntFa	ult1	R/W	/1C	0	FAU	LT1 Inte	rupt Ass	serted					
									cates that tured an a			out is as	serting o	r the FAU	JLT1 lato	ch has
	16		IntFa	ult0	R/W	/1C	0	FAU	LTO Inte	rupt Ass	serted					
									cates thaterator 0 is				serting o	r the fau	lt condition	on for
	15:4		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ıre produ	ucts, the	value of	a reserv		
	3		IntPW	/M3	R	Э	0	PWI	M3 Interr	upt Statı	ıs					
								India	cates if th	ne PWM	generat	or 3 blo	ck is asse	erting an	interrup	t.
	2		IntPW	/M2	R	Э	0	PWI	M2 Interr	upt Statı	ıs					
								Indio	cates if th	ne PWM	generat	or 2 bloo	ck is asse	erting an	interrup	t.
	1		IntPW	/M1	R	0	0	PWI	M1 Intern	upt Statı	ıs					
								Indio	cates if th	ne PWM	generat	or 1 bloo	ck is asse	erting an	interrup	t.

Bit/Field	Name	Туре	Reset	Description
0	IntPWM0	RO	0	PWM0 Interrupt Status
				Indicates if the PWM generator 0 block is asserting an interrupt.


Register 9: PWM Status (PWMSTATUS), offset 0x020

This register provides the status of the ${\tt FAULT}$ input signals.

PWM Status (PWMSTATUS)

Base 0x4002.8000 Offset 0x020

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	Fault3	RO	0	Fault3 Interrupt Status When set, indicates the fault condition for PWM generator 3 is asserted.
2	Fault2	RO	0	Fault2 Interrupt Status When set, indicates the fault condition for PWM generator 2 is asserted.
1	Fault1	RO	0	Fault1 Interrupt Status When set, indicates the fault condition for PWM generator 1 is asserted.
0	Fault0	RO	0	Fault0 Interrupt Status


When set, indicates the ${\tt FAULT0}$ input is asserted, or that the fault condition for PWM generator 0 is asserted.

Register 10: PWM Fault Condition Value (PWMFAULTVAL), offset 0x024

This register specifies the output value driven on the PWM signals during a fault condition if the corresponding bit in the PWMFAULT register is indicating that the PWM signal drives a value.

PWM Fault Condition Value (PWMFAULTVAL)

Base 0x4002.8000 Offset 0x024 Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	PWM7	R/W	0	PWM7 Fault Value
				The PWM7 output signal is driven to the value specified in this bit during fault conditions if the Fault7 bit in the PWMFAULT register is set.
6	PWM6	R/W	0	PWM6 Fault Value
				The PWM6 output signal is driven to the value specified in this bit during fault conditions if the Fault6 bit in the PWMFAULT register is set.
5	PWM5	R/W	0	PWM5 Fault Value
				The PWM5 output signal is driven to the value specified in this bit during fault conditions if the Fault5 bit in the PWMFAULT register is set.
4	PWM4	R/W	0	PWM4 Fault Value
				The PWM4 output signal is driven to the value specified in this bit during fault conditions if the Fault4 bit in the PWMFAULT register is set.
3	PWM3	R/W	0	PWM3 Fault Value
				The PWM3 output signal is driven to the value specified in this bit during fault conditions if the Fault3 bit in the PWMFAULT register is set.
2	PWM2	R/W	0	PWM2 Fault Value
				The PWM2 output signal is driven to the value specified in this bit during fault conditions if the Fault2 bit in the PWMFAULT register is set.
1	PWM1	R/W	0	PWM1 Fault Value
				The PWM1 output signal is driven to the value specified in this bit during

fault conditions if the Fault1 bit in the PWMFAULT register is set.

Bit/Field	Name	Туре	Reset	Description
0	PWM0	R/W	0	PWM0 Fault Value
				The PWM0 output signal is driven to the value specified in this bit during fault conditions if the Fault.0 bit in the PWMFAULT register is set.

Register 11: PWM0 Control (PWM0CTL), offset 0x040

Register 12: PWM1 Control (PWM1CTL), offset 0x080

Register 13: PWM2 Control (PWM2CTL), offset 0x0C0

Register 14: PWM3 Control (PWM3CTL), offset 0x100


These registers configure the PWM signal generation blocks (PWM0CTL controls the PWM generator 0 block, and so on). The Register Update mode, Debug mode, Counting mode, and Block Enable mode are all controlled via these registers. The blocks produce the PWM signals, which can be either two independent PWM signals (from the same counter), or a paired set of PWM signals with dead-band delays added.

The PWM0 block produces the PWM0 and PWM1 outputs, the PWM1 block produces the PWM2 and PWM3 outputs, the PWM2 block produces the PWM4 and PWM5 outputs, and the PWM3 block produces the PWM6 and PWM7 outputs.

PWM0 Control (PWM0CTL)

Base 0x4002.8000 Offset 0x040

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:19	reserved	RO	0x00	Software sh

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
18	LATCH	R/W	0	Latch Fault Input
				This bit controls the behavior of the fault condition in a PWM generator.
				The fault condition may be latched and internally asserted because the fault condition logic includes the generator's IntFaultn bit (of the PWMISC register) enabled by the LATCH bit.
				Therefore, if the PWMINTEN IntFaultn bit is set, a fault condition sets the PWMISC IntFaultn bit (generating an interrupt) and the fault condition is extended in the generator logic until software clears the PWMISC IntFaultn bit.
				Value Description
				0 Fault Condition Not Latched
				A fault condition is in effect for as long as the generating source is asserting.
				1 Fault Condition Latched
				A fault condition is set as the result of the assertion of the faulting source and is held (latched) while the PWMISC IntFaultn bit is set. Clearing the IntFaultn bit clears the fault condition.
17	MINFLTPER	R/W	0	Minimum Fault Period
				This bit specifies that the PWM generator enables a one-shot counter to provide a minimum fault condition period.
				The timer begins counting on the rising edge of the fault condition to extend the condition for a minimum duration of the count value. The timer ignores the state of the fault condition while counting.
				The minimum fault delay is in effect only when the MINFLTPER bit is set. If a detected fault is in the process of being extended when the MINFLTPER bit is cleared, the fault condition extension is aborted.
				The delay time is specified by the PWMnMINFLTPER register \mathtt{MFP} field value. The effect of this is to pulse stretch the fault condition input.
				The delay value is defined by the PWM clock period. Because the fault

Value Description

0 Fault Condition Period Not Extended

The FAULT input deassertion is unaffected.

input is not synchronized to the PWM clock, the period of the time is PWMClock * (MFP value + 1) or PWMClock * (MFP value + 2).

The delay function makes sense only if the fault source is unlatched. A latched fault source makes the fault condition appear asserted until cleared by software and negates the utility of the extend feature. It applies to all fault condition sources as specified in the FLTSRC field.

1 Fault Condition Period Extended

The **PWMnMINFLTPER** one-shot counter is active and extends the period of the fault condition to a minimum period.

Bit/Field	Name	Type	Reset	Description
16	FLTSRC	R/W	0	Fault Condition Source
				This bit specifies the fault condition source.
				Value Description
				0 Fault0
				The Fault condition is determined by the Fault0 input.
				1 Register-Defined
				The Fault condition is determined by the configuration of the PWMnFLTSRC0 and PWMnFLTSRC1 registers.
15:14	DBFallUpd	R/W	0	PWMnDBFALL Update Mode
				Specifies the update mode for the PWMnDBFALL register.
				Value Description
				0 Immediate
				The PWMnDBFALL register value is immediately updated on a write.
				1 Reserved
				2 Locally Synchronized
				Updates to the register are reflected to the generator the next time the counter is 0.
				3 Globally Synchronized
				Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register.
13:12	DBRiseUpd	R/W	0	PWMnDBRISE Update Mode
				Specifies the update mode for the PWMnDBRISE register.
				Value Description
				0 Immediate
				The PWMnDBRISE register value is immediately updated on a write.
				1 Reserved
				2 Locally Synchronized
				Updates to the register are reflected to the generator the next time the counter is 0.
				3 Globally Synchronized
				Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register.

Bit/Field	Name	Туре	Reset	Description
11:10	DBCtlUpd	R/W	0	PWMnDBCTL Update Mode
				Specifies the update mode for the PWMnDBCTL register.
				Value Description
				0 Immediate
				The PWMnDBCTL register value is immediately updated on a write.
				1 Reserved
				2 Locally Synchronized
				Updates to the register are reflected to the generator the next time the counter is 0.
				3 Globally Synchronized
				Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register.
9:8	GenBUpd	R/W	0	PWMnGENB Update Mode
				Specifies the update mode for the PWMnGENB register.
				Value Description

0 Immediate

The **PWMnGENB** register value is immediately updated on a write

- 1 Reserved
- 2 Locally Synchronized

Updates to the register are reflected to the generator the next time the counter is $\boldsymbol{0}$.

3 Globally Synchronized

Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (**PWMCTL**) register.

Bit/Field	Name	Туре	Reset	Description
7:6	GenAUpd	R/W	0	PWMnGENA Update Mode
				Specifies the update mode for the PWMnGENA register.
				Value Description
				0 Immediate
				The PWMnGENA register value is immediately updated on a write.
				1 Reserved
				2 Locally Synchronized
				Updates to the register are reflected to the generator the next time the counter is 0.
				3 Globally Synchronized
				Updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register.
5	CmpBUpd	R/W	0	Comparator B Update Mode
				Same as CmpAUpd but for the comparator B register.
4	CmpAUpd	R/W	0	Comparator A Update Mode
				The Update mode for the comparator A register. When not set, updates to the register are reflected to the comparator the next time the counter is 0. When set, updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register (see page 895).
3	LoadUpd	R/W	0	Load Register Update Mode
				The Update mode for the load register. When not set, updates to the register are reflected to the counter the next time the counter is 0. When set, updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register.
2	Debug	R/W	0	Debug Mode
				The behavior of the counter in Debug mode. When not set, the counter stops running when it next reaches 0, and continues running again when no longer in Debug mode. When set, the counter always runs.
1	Mode	R/W	0	Counter Mode
				The mode for the counter. When not set, the counter counts down from the load value to 0 and then wraps back to the load value (Count-Down mode). When set, the counter counts up from 0 to the load value, back down to 0, and then repeats (Count-Up/Down mode).
0	Enable	R/W	0	PWM Block Enable
				Master enable for the PWM generation block. When not set, the entire block is disabled and not clocked. When set, the block is enabled and produces PWM signals.

Register 15: PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 Register 16: PWM1 Interrupt and Trigger Enable (PWM1INTEN), offset 0x084 Register 17: PWM2 Interrupt and Trigger Enable (PWM2INTEN), offset 0x0C4 Register 18: PWM3 Interrupt and Trigger Enable (PWM3INTEN), offset 0x104

These registers control the interrupt and ADC trigger generation capabilities of the PWM generators (**PWM0INTEN** controls the PWM generator 0 block, and so on). The events that can cause an interrupt or an ADC trigger are:


- The counter being equal to the load register
- The counter being equal to zero
- The counter being equal to the comparator A register while counting up
- The counter being equal to the comparator A register while counting down
- The counter being equal to the comparator B register while counting up
- The counter being equal to the comparator B register while counting down

Any combination of these events can generate either an interrupt, or an ADC trigger; though no determination can be made as to the actual event that caused an ADC trigger if more than one is specified.

PWM0 Interrupt and Trigger Enable (PWM0INTEN)

Base 0x4002.8000 Offset 0x044

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:14	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	TrCmpBD	R/W	0	Trigger for Counter=Comparator B Down
				When 1, a trigger pulse is output when the counter matches the comparator B value and the counter is counting down.
12	TrCmpBU	R/W	0	Trigger for Counter=Comparator B Up
				When 1, a trigger pulse is output when the counter matches the comparator B value and the counter is counting up.

Bit/Field	Name	Туре	Reset	Description
11	TrCmpAD	R/W	0	Trigger for Counter=Comparator A Down
				When 1, a trigger pulse is output when the counter matches the comparator A value and the counter is counting down.
10	TrCmpAU	R/W	0	Trigger for Counter=Comparator A Up
				When 1, a trigger pulse is output when the counter matches the comparator A value and the counter is counting up.
9	TrCntLoad	R/W	0	Trigger for Counter=Load
				When 1, a trigger pulse is output when the counter matches the PWMnLOAD register.
8	TrCntZero	R/W	0	Trigger for Counter=0
				When 1, a trigger pulse is output when the counter is 0.
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	IntCmpBD	R/W	0	Interrupt for Counter=Comparator B Down
				When 1, an interrupt occurs when the counter matches the comparator B value and the counter is counting down.
4	IntCmpBU	R/W	0	Interrupt for Counter=Comparator B Up
				When 1, an interrupt occurs when the counter matches the comparator B value and the counter is counting up.
3	IntCmpAD	R/W	0	Interrupt for Counter=Comparator A Down
				When 1, an interrupt occurs when the counter matches the comparator A value and the counter is counting down.
2	IntCmpAU	R/W	0	Interrupt for Counter=Comparator A Up
				When 1, an interrupt occurs when the counter matches the comparator A value and the counter is counting up.
1	IntCntLoad	R/W	0	Interrupt for Counter=Load
				When 1, an interrupt occurs when the counter matches the PWMnLOAD register.
0	IntCntZero	R/W	0	Interrupt for Counter=0
				When 1, an interrupt occurs when the counter is 0.

Register 19: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048

Register 20: PWM1 Raw Interrupt Status (PWM1RIS), offset 0x088

Register 21: PWM2 Raw Interrupt Status (PWM2RIS), offset 0x0C8

Register 22: PWM3 Raw Interrupt Status (PWM3RIS), offset 0x108

These registers provide the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (**PWM0RIS** controls the PWM generator 0 block, and so on). Bits set to 1 indicate the latched events that have occurred; bits set to 0 indicate that the event in question has not occurred.

PWM0 Raw Interrupt Status (PWM0RIS)

Base 0x4002.8000 Offset 0x048

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	'	1	1	1	rese	rved I	1	1	1) 	'		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'	'	1	rese	rved	'	1		'	IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	IntCmpBD	RO	0	Comparator B Down Interrupt Status
				Indicates that the counter has matched the comparator B value while counting down.
4	IntCmpBU	RO	0	Comparator B Up Interrupt Status
				Indicates that the counter has matched the comparator B value while counting up.
3	IntCmpAD	RO	0	Comparator A Down Interrupt Status
				Indicates that the counter has matched the comparator A value while counting down.
2	IntCmpAU	RO	0	Comparator A Up Interrupt Status
				Indicates that the counter has matched the comparator A value while counting up.
1	IntCntLoad	RO	0	Counter=Load Interrupt Status
				Indicates that the counter has matched the PWMnLOAD register.
0	IntCntZero	RO	0	Counter=0 Interrupt Status
				Indicates that the counter has matched 0.

Register 23: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C Register 24: PWM1 Interrupt Status and Clear (PWM1ISC), offset 0x08C Register 25: PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC Register 26: PWM3 Interrupt Status and Clear (PWM3ISC), offset 0x10C

These registers provide the current set of interrupt sources that are asserted to the controller (**PWM0ISC** controls the PWM generator 0 block, and so on). Bits set to 1 indicate the latched events that have occurred; bits set to 0 indicate that the event in question has not occurred. These are R/W1C registers; writing a 1 to a bit position clears the corresponding interrupt reason.

PWM0 Interrupt Status and Clear (PWM0ISC)

Base 0x4002.8000

Offset 0x04C Type R/W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	'	1				rese	rved		1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		·	'	•	rese	rved					IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:6	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	IntCmpBD	R/W1C	0	Comparator B Down Interrupt
				Indicates that the counter has matched the comparator B value while counting down.
4	IntCmpBU	R/W1C	0	Comparator B Up Interrupt
				Indicates that the counter has matched the comparator B value while counting up.
3	IntCmpAD	R/W1C	0	Comparator A Down Interrupt
				Indicates that the counter has matched the comparator A value while counting down.
2	IntCmpAU	R/W1C	0	Comparator A Up Interrupt
				Indicates that the counter has matched the comparator A value while counting up.
1	IntCntLoad	R/W1C	0	Counter=Load Interrupt
				Indicates that the counter has matched the PWMnLOAD register.
0	IntCntZero	R/W1C	0	Counter=0 Interrupt
				Indicates that the counter has matched 0.

Register 27: PWM0 Load (PWM0LOAD), offset 0x050

Register 28: PWM1 Load (PWM1LOAD), offset 0x090

Register 29: PWM2 Load (PWM2LOAD), offset 0x0D0

Register 30: PWM3 Load (PWM3LOAD), offset 0x110


These registers contain the load value for the PWM counter (**PWM0LOAD** controls the PWM generator 0 block, and so on). Based on the counter mode, either this value is loaded into the counter after it reaches zero, or it is the limit of up-counting after which the counter decrements back to zero.

If the Load Value Update mode is immediate, this value is used the next time the counter reaches zero; if the mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 895). If this register is re-written before the actual update occurs, the previous value is never used and is lost.

PWM0 Load (PWM0LOAD)

Base 0x4002.8000 Offset 0x050

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	l nad	R/W	0	Counter Load Value

The counter load value.

Register 31: PWM0 Counter (PWM0COUNT), offset 0x054

Register 32: PWM1 Counter (PWM1COUNT), offset 0x094

Register 33: PWM2 Counter (PWM2COUNT), offset 0x0D4


Register 34: PWM3 Counter (PWM3COUNT), offset 0x114

These registers contain the current value of the PWM counter. When this value matches the load register, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers, see page 924 and page 927) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register, see page 916). A pulse with the same capabilities is generated when this value is zero.

PWM0 Counter (PWM0COUNT)

Base 0x4002.8000 Offset 0x054

Type RO, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	Count	RO	0x00	Counter Value

The current value of the counter.

Register 35: PWM0 Compare A (PWM0CMPA), offset 0x058

Register 36: PWM1 Compare A (PWM1CMPA), offset 0x098

Register 37: PWM2 Compare A (PWM2CMPA), offset 0x0D8

Register 38: PWM3 Compare A (PWM3CMPA), offset 0x118

These registers contain a value to be compared against the counter (**PWM0CMPA** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register (see page 920), then no pulse is ever output.

If the comparator A update mode is immediate (based on the CmpAUpd bit in the **PWMnCTL** register), this 16-bit CompA value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 895). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Compare A (PWM0CMPA)

Base 0x4002.8000 Offset 0x058

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			'	'				rese	rved					'		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			!	l	! ! !			Cor	i npA I				I I			'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	CompA	R/W	0x00	Comparator A Value

The value to be compared against the counter.

Register 39: PWM0 Compare B (PWM0CMPB), offset 0x05C

Register 40: PWM1 Compare B (PWM1CMPB), offset 0x09C

Register 41: PWM2 Compare B (PWM2CMPB), offset 0x0DC

Register 42: PWM3 Compare B (PWM3CMPB), offset 0x11C

These registers contain a value to be compared against the counter (**PWM0CMPB** controls the PWM generator 0 block, and so on). When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register, no pulse is ever output.

If the comparator B update mode is immediate (based on the CmpBUpd bit in the **PWMnCTL** register), this 16-bit CompB value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 895). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Compare B (PWM0CMPB)

Base 0x4002.8000 Offset 0x05C

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				•				rese	rved					'		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•				Cor	npB			•		!		'
Type Reset	R/W 0	R/W 0	R/W 0	R/W	R/W 0											

Bit/Field	Name	Type	Reset	Description
31:16	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	CompB	R/W	0x00	Comparator B Value

The value to be compared against the counter.

Register 43: PWM0 Generator A Control (PWM0GENA), offset 0x060

Register 44: PWM1 Generator A Control (PWM1GENA), offset 0x0A0

Register 45: PWM2 Generator A Control (PWM2GENA), offset 0x0E0

Register 46: PWM3 Generator A Control (PWM3GENA), offset 0x120

These registers control the generation of the PWMnA signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENA** controls the PWM generator 0 block, and so on). When the counter is running in Count-Down mode, only four of these events occur; when running in Count-Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.


The **PWM0GENA** register controls generation of the PWM0A signal; **PWM1GENA**, the PWM1A signal; **PWM2GENA**, the PWM2A signal; and **PWM3GENA**, the PWM3A signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare A action is taken and the compare B action is ignored.

If the Generator A update mode is immediate (based on the GenAUpd field encoding in the **PWMnCTL** register), this 16-bit GenAUpd value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 895). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Generator A Control (PWM0GENA)

Base 0x4002.8000 Offset 0x060 Type R/W, reset 0x0000.0000



31:12 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
11:10	ActCmpBD	R/W	0x0	Action for Comparator B Down
				The action to be taken when the counter matches comparator B while counting down.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
9:8	ActCmpBU	R/W	0x0	Action for Comparator B Up
				The action to be taken when the counter matches comparator B while counting up. Occurs only when the Mode bit in the PWMnCTL register (see page 911) is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
7:6	ActCmpAD	R/W	0x0	Action for Comparator A Down
				The action to be taken when the counter matches comparator A while counting down.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
5:4	ActCmpAU	R/W	0x0	Action for Comparator A Up
				The action to be taken when the counter matches comparator A while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
3:2	ActLoad	R/W	0x0	Action for Counter=Load
				The action to be taken when the counter matches the load value.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
1:0	ActZero	R/W	0x0	Action for Counter=0
				The action to be taken when the counter is zero.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Register 47: PWM0 Generator B Control (PWM0GENB), offset 0x064 Register 48: PWM1 Generator B Control (PWM1GENB), offset 0x0A4 Register 49: PWM2 Generator B Control (PWM2GENB), offset 0x0E4 Register 50: PWM3 Generator B Control (PWM3GENB), offset 0x124

These registers control the generation of the PWMnB signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators (**PWM0GENB** controls the PWM generator 0 block, and so on). When the counter is running in Down mode, only four of these events occur; when running in Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.


The **PWM0GENB** register controls generation of the PWM0B signal; **PWM1GENB**, the PWM1B signal; **PWM2GENB**, the PWM2B signal; and **PWM3GENB**, the PWM3B signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare B action is taken and the compare A action is ignored.

If the Generator B update mode is immediate (based on the <code>GenBUpd</code> field encoding in the **PWMnCTL** register), this 16-bit <code>GenBUpd</code> value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 895). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Generator B Control (PWM0GENB)

Base 0x4002.8000 Offset 0x064 Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
11:10	ActCmpBD	R/W	0x0	Action for Comparator B Down
				The action to be taken when the counter matches comparator B while counting down.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
9:8	ActCmpBU	R/W	0x0	Action for Comparator B Up
				The action to be taken when the counter matches comparator B while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
7:6	ActCmpAD	R/W	0x0	Action for Comparator A Down
				The action to be taken when the counter matches comparator A while counting down.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
5:4	ActCmpAU	R/W	0x0	Action for Comparator A Up
				The action to be taken when the counter matches comparator A while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
3:2	ActLoad	R/W	0x0	Action for Counter=Load
				The action to be taken when the counter matches the load value.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
1:0	ActZero	R/W	0x0	Action for Counter=0
				The action to be taken when the counter is 0.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Register 51: PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068

Register 52: PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8

Register 53: PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8

Register 54: PWM3 Dead-Band Control (PWM3DBCTL), offset 0x128

The **PWM0DBCTL** register controls the dead-band generator, which produces the PWM0 and PWM1 signals based on the PWM0A and PWM0B signals. When disabled, the PWM0A signal passes through to the PWM0 signal and the PWM0B signal passes through to the PWM1 signal. When enabled and inverting the resulting waveform, the PWM0B signal is ignored; the PWM0 signal is generated by delaying the rising edge(s) of the PWM0A signal by the value in the **PWM0DBRISE** register (see page 931), and the PWM1 signal is generated by delaying the falling edge(s) of the PWM0A signal by the value in the **PWM0DBFALL** register (see page 932). In a similar manner, PWM2 and PWM3 are produced from the PWM1A and PWM1B signals, PWM4 and PWM5 are produced from the PWM2A and PWM2B signals, and PWM6 and PWM7 are produced from the PWM3B signals.

If the Dead-Band Control mode is immediate (based on the DBCtlUpd field encoding in the **PWMnCTL** register), this 16-bit DBCtlUpd value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 895). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Dead-Band Control (PWM0DBCTL)

Base 0x4002.8000 Offset 0x068 Type R/W, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Туре RO 15 14 13 12 11 10 9 6 3 0

	10	17	10	12		10	9	U	,	U	3	7	3	_		U
		'	1	1				reserved			1		1		1	Enable
Type	RO	RO	RO	RO	RO	RO	RO	RO	R/W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field Name Type Reset Description 31:1 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 Enable R/W 0 **Dead-Band Generator Enable**

When set, the dead-band generator inserts dead bands into the output signals; when clear, it simply passes the PWM signals through.

Register 55: PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C

Register 56: PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC

Register 57: PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0FC


Register 58: PWM3 Dead-Band Rising-Edge Delay (PWM3DBRISE), offset 0x12C

The **PWM0DBRISE** register contains the number of clock ticks to delay the rising edge of the PWM0A signal when generating the PWM0 signal. If the dead-band generator is disabled through the **PWMnDBCTL** register, the **PWM0DBRISE** register is ignored. If the value of this register is larger than the width of a High pulse on the input PWM signal, the rising-edge delay consumes the entire High time of the signal, resulting in no High time on the output. Care must be taken to ensure that the input High time always exceeds the rising-edge delay. In a similar manner, PWM2 is generated from PWM1A with its rising edge delayed; PWM4 is produced from PWM2A with its rising edge delayed; and PWM6 is produced from PWM3A with its rising edge delayed.

If the Dead-Band Rising-Edge Delay mode is immediate (based on the DBRiseUpd field encoding in the PWMnCTL register), this 16-bit DBRiseUpd value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the PWM Master Control (PWMCTL) register (see page 895). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE)

Base 0x4002.8000 Offset 0x06C Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:12	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11:0	RiseDelay	R/W	0	Dead-Band Rise Delay

The number of clock ticks to delay the rising edge.

Register 59: PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070

Register 60: PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0

Register 61: PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0

Register 62: PWM3 Dead-Band Falling-Edge-Delay (PWM3DBFALL), offset 0x130

The **PWM0DBFALL** register contains the number of clock ticks to delay the falling edge of the PWM0A signal when generating the PWM1 signal. If the dead-band generator is disabled, this register is ignored. If the value of this register is larger than the width of a Low pulse on the input PWM signal, the falling-edge delay consumes the entire Low time of the signal, resulting in no Low time on the output. Care must be taken to ensure that the input Low time always exceeds the falling-edge delay. In a similar manner, PWM3 is generated from PWM1A with its falling edge delayed, PWM5 is produced from PWM2A with its falling edge delayed, and PWM7 is produced from PWM3A with its falling edge delayed.

If the Dead-Band Falling-Edge-Delay mode is immediate (based on the DBFallUp field encoding in the **PWMnCTL** register), this 16-bit DBFallUp value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 895). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL)

Name

FallDelay

Type

R/W

Reset


0x00

Base 0x4002.8000 Offset 0x070

Bit/Field

11:0

Type R/W, reset 0x0000.0000



31:12	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be
				preserved across a read-modify-write operation.

Description

Dead-Band Fall Delay

The number of clock ticks to delay the falling edge.

Register 63: PWM0 Fault Source 0 (PWM0FLTSRC0), offset 0x074

Register 64: PWM1 Fault Source 0 (PWM1FLTSRC0), offset 0x0B4

Register 65: PWM2 Fault Source 0 (PWM2FLTSRC0), offset 0x0F4

Register 66: PWM3 Fault Source 0 (PWM3FLTSRC0), offset 0x134

This register specifies which fault pin inputs are used to indicate a fault condition. Each bit in the following register indicates whether the corresponding fault pin is included in the fault condition. All enabled fault pins are ORed together to form the **PWMnFLTSRC0** portion of the fault condition. The **PWMnFLTSRC0** fault condition is then ORed with the **PWMnFLTSRC1** fault condition to generate the final fault condition for the PWM generator.

If the FLTSRC bit in the **PWMnCTL** register (see page 911) is clear, only the PWM Fault0 pin affects the fault condition generated. Otherwise, sources defined in **PWMnFLTSRC0** and **PWMnFLTSRC1** affect the fault condition generated.

PWM0 Fault Source 0 (PWM0FLTSRC0)

Base 0x4002.8000 Offset 0x074

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		'				rese	rved	'						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'	<u> </u>	•	! 	rese	rved	<u>.</u>	' '	•	!	_	FAULT3	FAULT2	FAULT1	FAULT0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0

Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	FAULT3	R/W	0	Fault3
				The same function as Fault0, except applied for the FAULT3 input.
				Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation.
2	FAULT2	R/W	0	Fault2
				The same function as Fault0, except applied for the FAULT2 input.
				Note: The FLTSRC bit in the PWMnCTL register must be set for this bit to affect fault condition generation.
1	FAULT1	R/W	0	Fault1

The same function as Fault0, except applied for the FAULT1 input.

Note: The FLTSRC bit in the **PWMnCTL** register must be set for this bit to affect fault condition generation.

Bit/Field	Name	Туре	Reset	Description			
0	FAULT0	R/W	0	Fault0			
				Specifies the contribution of the ${\tt FAULT0}$ input to the generation of a fault condition.			
				Value Description			
				0 Suppressed			
				The ${\tt FAULT0}$ signal is suppressed and cannot generate a fault condition.			
				1 Generated			
				The ${\tt FAULT0}$ signal value is ORed with all other fault condition generation inputs (Fault signals).			

Register 67: PWM0 Fault Source 1 (PWM0FLTSRC1), offset 0x078 Register 68: PWM1 Fault Source 1 (PWM1FLTSRC1), offset 0x0B8 Register 69: PWM2 Fault Source 1 (PWM2FLTSRC1), offset 0x0F8 Register 70: PWM3 Fault Source 1 (PWM3FLTSRC1), offset 0x138

This register specifies which digital comparator triggers from the ADC are used to indicate a fault condition. Each bit in the following register indicates whether the corresponding digital comparator trigger is included in the fault condition. All enabled digital comparator triggers are ORed together to form the **PWMnFLTSRC1** portion of the fault condition. The **PWMnFLTSRC1** fault condition is then ORed with the **PWMnFLTSRC0** fault condition to generate the final fault condition for the PWM generator.

If the FLTSRC bit in the **PWMnCTL** register (see page 911) is clear, only the PWM Fault0 pin affects the fault condition generated. Otherwise, sources defined in **PWMnFLTSRC0** and **PWMnFLTSRC1** affect the fault condition generated.

23

20

The same function as Digital Comparator 0, except applied for

19

18

17

16

PWM0 Fault Source 1 (PWM0FLTSRC1)

28

DCMP4

R/W

26

Base 0x4002.8000 Offset 0x078

31

Type R/W, reset 0x0000.0000

30

								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			'	rese	rved				DCMP7	DCMP6	DCMP5	DCMP4	DCMP3	DCMP2	DCMP1	DCMP0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Bit/Field Name		Тур	Type Reset		Des	Description									
	31:8	8 reserved		red	R	0	0	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.								
	7 DCMP7		R/	W	0	Digi	Digital Comparator 7									
									same funparator		s Digital	Compar	ator 0, e	xcept ap	plied for	
6 DCMP6		P 6	R/	W	0	Digi	Digital Comparator 6									
									same funparator		s Digital	Compar	ator 0, e	xcept ap	plied for	
	5		DCMI	P5	R/	W	0	Digi	tal Comp	arator 5						
									same fu		s Digital	Compar	ator 0, e	xcept ap	plied for	

24

Digital Comparator 4

Comparator 4.


Bit/Field	Name	Type	Reset	Description				
3	DCMP3	R/W	0	Digital Comparator 3				
				The same function as Digital Comparator 0, except applied for Comparator 3.				
2	DCMP2	R/W	0	Digital Comparator 2				
				The same function as Digital Comparator 0, except applied for Comparator 2.				
1	DCMP1	R/W	0	Digital Comparator 1				
				The same function as Digital Comparator 0, except applied for Comparator 1.				
0	DCMP0	R/W	0	Digital Comparator 0				
				Specifies the contribution of Digital Comparator 0 to the generation of a fault condition.				
				Value Description				
				0 Suppressed				
				The comparator trigger output signal is suppressed and cannot generate a fault condition.				
				1 Triggers Fault				
				The comparator trigger output signal value is ORed with all other enabled trigger outputs.				

Register 71: PWM0 Minimum Fault Period (PWM0MINFLTPER), offset 0x07C Register 72: PWM1 Minimum Fault Period (PWM1MINFLTPER), offset 0x0BC Register 73: PWM2 Minimum Fault Period (PWM2MINFLTPER), offset 0x0FC Register 74: PWM3 Minimum Fault Period (PWM3MINFLTPER), offset 0x13C

If the MINFLTPER bit in the **PWMnCTL** register is set, this register specifies the 16-bit time-extension value to be used in extending the fault condition. The value is loaded into a 16-bit down counter, and the counter value is used to extend the fault condition. The fault condition is released in the clock immediately after the counter value reaches 0. The fault condition is asynchronous to the PWM clock; and the delay value is the product of the PWM clock period and the (MFP field value + 1) or (MFP field value + 2) depending on when the fault condition asserts with respect to the PWM clock. The counter decrements at the PWM clock rate, without pause or condition.

PWM0 Minimum Fault Period (PWM0MINFLTPER)

Base 0x4002.8000 Offset 0x07C Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:16	reserved	R/W	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
15:0	MFP	RO	0	Minimum Fault Period

The number of PWM clocks by which a fault condition is extended when the delay is enabled by ${\bf PWMnCTL}\ {\tt MINFLTPER}.$


Register 75: PWM0 Fault Pin Logic Sense (PWM0FLTSEN), offset 0x800 Register 76: PWM1 Fault Pin Logic Sense (PWM1FLTSEN), offset 0x880 Register 77: PWM2 Fault Pin Logic Sense (PWM2FLTSEN), offset 0x900 Register 78: PWM3 Fault Pin Logic Sense (PWM3FLTSEN), offset 0x980

This register defines the PWM fault pin logic sense.

PWM0 Fault Pin Logic Sense (PWM0FLTSEN)

Base 0x4002.8000 Offset 0x800

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	FAULT3	R/W	0	Fault3 Sense The same function as FLT0SEN, except applied for the FAULT3 input.
2	FAULT2	R/W	0	Fault2 Sense The same function as FLT0SEN, except applied for the FAULT2 input.
1	FAULT1	R/W	0	Fault1 Sense The same function as FLT0SEN, except applied for the FAULT1 input.
0	FAULT0	R/W	0	Fault0 Sense

This bit specifies the sense of the ${\tt FAULT0}$ input pin, and it determines what sense is considered asserted, that is, the sense of the input (High or Low) that indicates error.

Value Description

0 High

1 Low

The fault sense is used to translate the incoming FAULTO pin signal sense to an internal positive signal.

Register 79: PWM0 Fault Status 0 (PWM0FLTSTAT0), offset 0x804

Register 80: PWM1 Fault Status 0 (PWM1FLTSTAT0), offset 0x884

Register 81: PWM2 Fault Status 0 (PWM2FLTSTAT0), offset 0x904

Register 82: PWM3 Fault Status 0 (PWM3FLTSTAT0), offset 0x984

Along with the **PWMnFLTSTAT1** register, this register provides status regarding the fault condition inputs.

If the LATCH bit in the **PWMnCTL** register is clear, the contents of the **PWMnFLTSTAT0** register are read-only (RO) and provide the current state of the FAULTn inputs.


If the LATCH bit in the **PWMnCTL** register is set, the contents of the **PWMnFLTSTAT0** register are read / write 1 to clear (R/W1C) and provide a latched version of the FAULTn inputs. In this mode, the register bits are cleared by writing a 1 to a set bit. The FAULTn inputs are recorded after their sense is adjusted in the generator.

The contents of this register can only be written if the fault source extensions are enabled (the FLTSRC bit in the **PWMnCTL** register is set).

PWM0 Fault Status 0 (PWM0FLTSTAT0)

Base 0x4002.8000 Offset 0x804

Type -, reset 0x0000.0000



D:#/E: a.l.d	Nama	T	Danet	Description
Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	FAULT3	-	0	Fault Input 3 The same function as FAULT0, except applied for the FAULT3 input.
2	FAULT2	-	0	Fault Input 2 The same function as FAULT0, except applied for the FAULT2 input.
1	FAULT1	-	0	Fault Input 1 The same function as FAULT0, except applied for the FAULT1 input.

Bit/Field	Name	Type	Reset	Description
0	FAULT0	-	0	Fault Input 0

If the **PWMnCTL** register LATCH bit is clear, this bit is RO and represents the current state of the FAULTO input signal after the logic sense adjustment.

If the **PWMnCTL** register LATCH bit is set, this bit is R/W1C and represents a sticky version of the FAULT0 input signal after the logic sense adjustment.

- If FAULT0 is set, the input transitioned to the active state previously.
- If FAULT0 is clear, the input has not transitioned to the active state since the last time it was cleared.
- The FAULT0 bit is cleared by writing it with the value 1.

Register 83: PWM0 Fault Status 1 (PWM0FLTSTAT1), offset 0x808

Register 84: PWM1 Fault Status 1 (PWM1FLTSTAT1), offset 0x888

Register 85: PWM2 Fault Status 1 (PWM2FLTSTAT1), offset 0x908

Register 86: PWM3 Fault Status 1 (PWM3FLTSTAT1), offset 0x988

Along with the **PWMnFLTSTAT0** register, this register provides status regarding the fault condition inputs.

If the LATCH bit in the **PWMnCTL** register is clear, the contents of the **PWMnFLTSTAT1** register are read-only (RO) and provide the current state of the digital comparator triggers.

If the LATCH bit in the **PWMnCTL** register is set, the contents of the **PWMnFLTSTAT1** register are read / write 1 to clear (R/W1C) and provide a latched version of the digital comparator triggers. In this mode, the register bits are cleared by writing a 1 to a set bit. The contents of this register can only be written if the fault source extensions are enabled (the FLTSRC bit in the **PWMnCTL** register is set).

PWM0 Fault Status 1 (PWM0FLTSTAT1)

Base 0x4002.8000 Offset 0x808

Type -, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'	'	•		'		rese	erved	ı	'			1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'	•	rese	rved	'		'	DCMP7	DCMP6	DCMP5	DCMP4	DCMP3	DCMP2	DCMP1	DCMP0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	-	-	-	-	-	-	-	-
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	DCMP7	-	0	Digital Comparator 7 Trigger
				The same function as ${\tt DCMP0},$ except applied for the Digital Comparator 7 trigger.
6	DCMP6	-	0	Digital Comparator 6 Trigger
				The same function as ${\tt DCMP0},$ except applied for the Digital Comparator 6 trigger.
5	DCMP5	-	0	Digital Comparator 5 Trigger
				The same function as ${\tt DCMP0},$ except applied for the Digital Comparator 5 trigger.
4	DCMP4	-	0	Digital Comparator 4 Trigger
				The same function as $\mathtt{DCMP0}$, except applied for the Digital Comparator 4 trigger.

Bit/Field	Name	Type	Reset	Description
3	DCMP3	-	0	Digital Comparator 3 Trigger
				The same function as ${\tt DCMP0},$ except applied for the Digital Comparator 3 trigger.
2	DCMP2	-	0	Digital Comparator 2 Trigger
				The same function as ${\tt DCMP0},$ except applied for the Digital Comparator 2 trigger.
1	DCMP1	-	0	Digital Comparator 1 Trigger
				The same function as ${\tt DCMP0},$ except applied for the Digital Comparator 1 trigger.
0	DCMP0	-	0	Digital Comparator 0 Trigger
				If the PWMnCTL register LATCH bit is clear, this bit represents the current state of the Digital Comparator 0 trigger input.
				If the PWMnCTL register LATCH bit is set, this bit represents a sticky version of the trigger.
				If the bit is set, the trigger transitioned to the active state previously.
				If clear, the trigger has not transitioned to the active state since the last time it was cleared.
				This bit is cleared by writing it with the value 1 (R/W1C).

23 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts linear displacement into a pulse signal. By monitoring both the number of pulses and the relative phase of the two signals, you can track the position, direction of rotation, and speed. In addition, a third channel, or index signal, can be used to reset the position counter.

The LM3S9B95 microcontroller includes two quadrature encoder interface (QEI) modules. Each QEI module interprets the code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

Each Stellaris[®] quadrature encoder has the following features:

- Position integrator that tracks the encoder position
- Programmable noise filter on the inputs
- Velocity capture using built-in timer
- Interrupt generation on:
 - Index pulse
 - Velocity-timer expiration
 - Direction change
 - Quadrature error detection

23.1 Block Diagram

Figure 23-1 on page 944 provides a block diagram of a Stellaris[®] QEI module.




Figure 23-1. QEI Block Diagram

23.2 Functional Description

The QEI module interprets the two-bit gray code produced by a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, it can capture a running estimate of the velocity of the encoder wheel.

The position integrator and velocity capture can be independently enabled, though the position integrator must be enabled before the velocity capture can be enabled. The two phase signals, PhA and PhB, can be swapped before being interpreted by the QEI module to change the meaning of forward and backward, and to correct for miswiring of the system. Alternatively, the phase signals can be interpreted as a clock and direction signal as output by some encoders.

The QEI module input signals have a digital noise filter on them that can be enabled to prevent spurious operation. The noise filter requires that the inputs be stable for 3 consecutive clock cycles before updating the edge detector. The filter is enabled by the FILTEN bit in the **QEI Control** (**QEICTL**) register. The frequency of the input update is programmable using the FILTCNT bit field in the **QEICTL** register.

The QEI module supports two modes of signal operation: quadrature phase mode and clock/direction mode. In quadrature phase mode, the encoder produces two clocks that are 90 degrees out of phase; the edge relationship is used to determine the direction of rotation. In clock/direction mode, the encoder produces a clock signal to indicate steps and a direction signal to indicate the direction of rotation. This mode is determined by the SigMode bit of the QEI Control (QEICTL) register (see page 948).

When the QEI module is set to use the quadrature phase mode (SigMode bit equals zero), the capture mode for the position integrator can be set to update the position counter on every edge of the PhA signal or to update on every edge of both PhA and PhB. Updating the position counter on every PhA and PhB provides more positional resolution at the cost of less range in the positional counter.

When edges on PhA lead edges on PhB, the position counter is incremented. When edges on PhB lead edges on PhA, the position counter is decremented. When a rising and falling edge pair is seen on one of the phases without any edges on the other, the direction of rotation has changed.

The positional counter is automatically reset on one of two conditions: sensing the index pulse or reaching the maximum position value. Which mode is determined by the ResMode bit of the QEI Control (QEICTL) register.

When ResMode is 0, the positional counter is reset when the index pulse is sensed. This limits the positional counter to the values [0:N-1], where N is the number of phase edges in a full revolution of the encoder wheel. The **QEIMAXPOS** register must be programmed with N-1 so that the reverse direction from position 0 can move the position counter to N-1. In this mode, the position register contains the absolute position of the encoder relative to the index (or home) position once an index pulse has been seen.

When ResMode is 1, the positional counter is constrained to the range [0:M], where M is the programmable maximum value. The index pulse is ignored by the positional counter in this mode.

The velocity capture has a configurable timer and a count register. It counts the number of phase edges (using the same configuration as for the position integrator) in a given time period. The edge count from the previous time period is available to the controller via the QEISPEED register, while the edge count for the current time period is being accumulated in the **QEICOUNT** register. As soon as the current time period is complete, the total number of edges counted in that time period is made available in the QEISPEED register (losing the previous value), the QEICOUNT is reset to 0, and counting commences on a new time period. The number of edges counted in a given time period is directly proportional to the velocity of the encoder.

Figure 23-2 on page 945 shows how the Stellaris® quadrature encoder converts the phase input signals into clock pulses, the direction signal, and how the velocity predivider operates (in Divide by 4 mode).

PhB [

Figure 23-2. Quadrature Encoder and Velocity Predivider Operation

clkdiv ____ dir +1 +1 +1 +1 +1 +1 +1 +1 pos -1 -1 -1 -1 -1 -1 -1 -1 +1+1+1 ± 1 +1

The period of the timer is configurable by specifying the load value for the timer in the QEILOAD register. When the timer reaches zero, an interrupt can be triggered, and the hardware reloads the timer with the QEILOAD value and continues to count down. At lower encoder speeds, a longer timer period is needed to be able to capture enough edges to have a meaningful result. At higher encoder speeds, both a shorter timer period and/or the velocity predivider can be used.

The following equation converts the velocity counter value into an rpm value:

```
rpm = (clock * (2 ^ VelDiv) * Speed * 60) ÷ (Load * ppr * edges)
```

where:

rel +1

clock is the controller clock rate

ppr is the number of pulses per revolution of the physical encoder

edges is 2 or 4, based on the capture mode set in the QEICTL register (2 for CapMode set to 0 and 4 for CapMode set to 1)

For example, consider a motor running at 600 rpm. A 2048 pulse per revolution quadrature encoder is attached to the motor, producing 8192 phase edges per revolution. With a velocity predivider of ÷1 (VelDiv set to 0) and clocking on both PhA and PhB edges, this results in 81,920 pulses per second (the motor turns 10 times per second). If the timer were clocked at 10,000 Hz, and the load value was 2,500 (¼ of a second), it would count 20,480 pulses per update. Using the above equation:

```
rpm = (10000 * 1 * 20480 * 60) \div (2500 * 2048 * 4) = 600 rpm
```

Now, consider that the motor is sped up to 3000 rpm. This results in 409,600 pulses per second, or 102,400 every $\frac{1}{4}$ of a second. Again, the above equation gives:

```
rpm = (10000 * 1 * 102400 * 60) \div (2500 * 2048 * 4) = 3000 rpm
```

Care must be taken when evaluating this equation since intermediate values may exceed the capacity of a 32-bit integer. In the above examples, the clock is 10,000 and the divider is 2,500; both could be predivided by 100 (at compile time if they are constants) and therefore be 100 and 25. In fact, if they were compile-time constants, they could also be reduced to a simple multiply by 4, cancelled by the ÷4 for the edge-count factor.

Important: Reducing constant factors at compile time is the best way to control the intermediate values of this equation, as well as reducing the processing requirement of computing this equation.

The division can be avoided by selecting a timer load value such that the divisor is a power of 2; a simple shift can therefore be done in place of the division. For encoders with a power of 2 pulses per revolution, this is a simple matter of selecting a power of 2 load value. For other encoders, a load value must be selected such that the product is very close to a power of two. For example, a 100 pulse per revolution encoder could use a load value of 82, resulting in 32,800 as the divisor, which is 0.09% above 2¹⁴; in this case a shift by 15 would be an adequate approximation of the divide in most cases. If absolute accuracy were required, the controller's divide instruction could be used.

The QEI module can produce a controller interrupt on several events: phase error, direction change, reception of the index pulse, and expiration of the velocity timer. Standard masking, raw interrupt status, interrupt status, and interrupt clear capabilities are provided.

23.3 Initialization and Configuration

The following example shows how to configure the Quadrature Encoder module to read back an absolute position:

- 1. Enable the QEI clock by writing a value of 0x0000.0100 to the **RCGC1** register in the System Control module. See page 167.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module. See page 179.
- In the GPIO module, enable the appropriate pins for their alternate function using the GPIOAFSEL register.
- 4. Configure the quadrature encoder to capture edges on both signals and maintain an absolute position by resetting on index pulses. Using a 1000-line encoder at four edges per line, there

are 4000 pulses per revolution; therefore, set the maximum position to 3999 (0xF9F) since the count is zero-based.

- Write the QEICTL register with the value of 0x0000.0018.
- Write the **QEIMAXPOS** register with the value of 0x0000.0F9F.
- 5. Enable the quadrature encoder by setting bit 0 of the **QEICTL** register.
- 6. Delay for some time.
- 7. Read the encoder position by reading the **QEIPOS** register value.

23.4 Register Map

Table 23-1 on page 947 lists the QEI registers. The offset listed is a hexadecimal increment to the register's address, relative to the module's base address:

QEI0: 0x4002.C000QEI1: 0x4002.D000

Note that the QEI module clock must be enabled before the registers can be programmed (see page 167).

Table 23-1. QEI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	QEICTL	R/W	0x0000.0000	QEI Control	948
0x004	QEISTAT	RO	0x0000.0000	QEI Status	950
0x008	QEIPOS	R/W	0x0000.0000	QEI Position	951
0x00C	QEIMAXPOS	R/W	0x0000.0000	QEI Maximum Position	952
0x010	QEILOAD	R/W	0x0000.0000	QEI Timer Load	953
0x014	QEITIME	RO	0x0000.0000	QEI Timer	954
0x018	QEICOUNT	RO	0x0000.0000	QEI Velocity Counter	955
0x01C	QEISPEED	RO	0x0000.0000	QEI Velocity	956
0x020	QEIINTEN	R/W	0x0000.0000	QEI Interrupt Enable	957
0x024	QEIRIS	RO	0x0000.0000	QEI Raw Interrupt Status	958
0x028	QEIISC	R/W1C	0x0000.0000	QEI Interrupt Status and Clear	959

23.5 Register Descriptions

The remainder of this section lists and describes the QEI registers, in numerical order by address offset.


Register 1: QEI Control (QEICTL), offset 0x000

This register contains the configuration of the QEI module. Separate enables are provided for the quadrature encoder and the velocity capture blocks; the quadrature encoder must be enabled in order to capture the velocity, but the velocity does not need to be captured in applications that do not need it. The phase signal interpretation, phase swap, Position Update mode, Position Reset mode, and velocity predivider are all set via this register.

QEI Control (QEICTL)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x000

Type R/W, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:20	reserved	RO	0x000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
19:16	FILTCNT	R/W	0x0	Input Filter Pre-Scale Count
				This field controls the frequency of the input update.
15:14	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	FILTEN	R/W	0	Enable Input Filter
				When set, a digital noise filter is enabled on the input QEI signals. Inputs must be stable for 3 consecutive clock edges before the edge detector is updated.
12	STALLEN	R/W	0	Stall QEI
				When set, the QEI stalls when the microcontroller asserts Halt.
11	INVI	R/W	0	Invert Index Pulse
				When set , the input Index Pulse is inverted.
10	INVB	R/W	0	Invert PhB
				When set, the PhB input is inverted.
9	INVA	R/W	0	Invert PhA
				When set, the PhA input is inverted.

Bit/Field	Name	Туре	Reset	Description
8:6	VelDiv	R/W	0x0	Predivide Velocity
				A predivider of the input quadrature pulses before being applied to the QEICOUNT accumulator. This field can be set to the following values:
				Value Predivider
				0x0 ÷1
				0x1 ÷2
				0x2 ÷4
				0x3 ÷8
				0x4 ÷16
				0x5 ÷32
				0x6 ÷64
				0x7 ÷128
5	VelEn	R/W	0	Capture Velocity
				When set, enables capture of the velocity of the quadrature encoder.
4	ResMode	R/W	0	Reset Mode
				The Reset mode for the position counter. When 0, the position counter is reset when it reaches the maximum; when 1, the position counter is reset when the index pulse is captured.
3	CapMode	R/W	0	Capture Mode
				The Capture mode defines the phase edges that are counted in the position. When 0, only the PhA edges are counted; when 1, the PhA and PhB edges are counted, providing twice the positional resolution but half the range.
2	SigMode	R/W	0	Signal Mode
				When 1, the PhA and PhB signals are clock and direction; when 0, they are quadrature phase signals.
1	Swap	R/W	0	Swap Signals
				Swaps the PhA and PhB signals.
0	Enable	R/W	0	Enable QEI
				Enables the quadrature encoder module.

Register 2: QEI Status (QEISTAT), offset 0x004

This register provides status about the operation of the QEI module.

QEI Status (QEISTAT)


QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x004

Type RO, reset 0x0000.0000

0

Error

RO



Bit/Field	Name	Туре	Reset	Description
31:2	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	Direction	RO	0	Direction of Rotation Indicates the direction the encoder is rotating.
				The Direction values are defined as follows:
				Value Description
				0 Forward rotation
				1 Reverse rotation

Error Detected

Indicates that an error was detected in the gray code sequence (that is, both signals changing at the same time).


Register 3: QEI Position (QEIPOS), offset 0x008

This register contains the current value of the position integrator. Its value is updated by inputs on the QEI phase inputs, and can be set to a specific value by writing to it.

QEI Position (QEIPOS)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x008

Type R/W, reset 0x0000.0000



The current value of the position integrator.

Register 4: QEI Maximum Position (QEIMAXPOS), offset 0x00C


This register contains the maximum value of the position integrator. When moving forward, the position register resets to zero when it increments past this value. When moving backward, the position register resets to this value when it decrements from zero.

QEI Maximum Position (QEIMAXPOS)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000

Offset 0x00C

Type R/W, reset 0x0000.0000



The maximum value of the position integrator.


Register 5: QEI Timer Load (QEILOAD), offset 0x010

This register contains the load value for the velocity timer. Since this value is loaded into the timer the clock cycle after the timer is zero, this value should be one less than the number of clocks in the desired period. So, for example, to have 2000 clocks per timer period, this register should contain 1999.

QEI Timer Load (QEILOAD)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x010

Type R/W, reset 0x0000.0000



The load value for the velocity timer.


Register 6: QEI Timer (QEITIME), offset 0x014

This register contains the current value of the velocity timer. This counter does not increment when VelEn in QEICTL is 0.

QEI Timer (QEITIME)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x014

Type RO, reset 0x0000.0000




The current value of the velocity timer.

Register 7: QEI Velocity Counter (QEICOUNT), offset 0x018

This register contains the running count of velocity pulses for the current time period. Since this is a running total, the time period to which it applies cannot be known with precision (that is, a read of this register does not necessarily correspond to the time returned by the **QEITIME** register since there is a small window of time between the two reads, during which time either value may have changed). The **QEISPEED** register should be used to determine the actual encoder velocity; this register is provided for information purposes only. This counter does not increment when Velen in **QEICTL** is 0.

QEI Velocity Counter (QEICOUNT)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x018 Type RO, reset 0x0000.0000



The running total of encoder pulses during this velocity timer period.

Register 8: QEI Velocity (QEISPEED), offset 0x01C


This register contains the most recently measured velocity of the quadrature encoder. This corresponds to the number of velocity pulses counted in the previous velocity timer period. This register does not update when VelEn in **QEICTL** is 0.

QEI Velocity (QEISPEED)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000

Offset 0x01C

Type RO, reset 0x0000.0000



The measured speed of the quadrature encoder in pulses per period.


Register 9: QEI Interrupt Enable (QEIINTEN), offset 0x020

This register contains enables for each of the QEI module's interrupts. An interrupt is asserted to the controller if its corresponding bit in this register is set to 1.

QEI Interrupt Enable (QEIINTEN)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x020

Type R/W, reset 0x0000.0000



Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	IntError	R/W	0	Phase Error Interrupt Enable When 1, an interrupt occurs when a phase error is detected.
2	IntDir	R/W	0	Direction Change Interrupt Enable When 1, an interrupt occurs when the direction changes.
1	IntTimer	R/W	0	Timer Expires Interrupt Enable When 1, an interrupt occurs when the velocity timer expires.
0	IntIndex	R/W	0	Index Pulse Detected Interrupt Enable


Register 10: QEI Raw Interrupt Status (QEIRIS), offset 0x024

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller (this is set through the **QEIINTEN** register). Bits set to 1 indicate the latched events that have occurred; a zero bit indicates that the event in question has not occurred.

QEI Raw Interrupt Status (QEIRIS)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x024

Type RO, reset 0x0000.0000




Bit/Field	Name	Type	Reset	Description
31:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	IntError	RO	0	Phase Error Detected Indicates that a phase error was detected.
2	IntDir	RO	0	Direction Change Detected Indicates that the direction has changed.
1	IntTimer	RO	0	Velocity Timer Expired Indicates that the velocity timer has expired.
0	IntIndex	RO	0	Index Pulse Asserted Indicates that the index pulse has occurred.

Register 11: QEI Interrupt Status and Clear (QEIISC), offset 0x028

This register provides the current set of interrupt sources that are asserted to the controller. Bits set to 1 indicate the latched events that have occurred; a zero bit indicates that the event in question has not occurred. This is a R/W1C register; writing a 1 to a bit position clears the corresponding interrupt reason.

QEI Interrupt Status and Clear (QEIISC)

QEI0 base: 0x4002.C000 QEI1 base: 0x4002.D000 Offset 0x028 Type R/W1C, reset 0x0000.0000




Bit/Field	Name	Туре	Reset	Description
31:4	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	IntError	R/W1C	0	Phase Error Interrupt Indicates that a phase error was detected.
2	IntDir	R/W1C	0	Direction Change Interrupt Indicates that the direction has changed.
1	IntTimer	R/W1C	0	Velocity Timer Expired Interrupt Indicates that the velocity timer has expired.
0	IntIndex	R/W1C	0	Index Pulse Interrupt Indicates that the index pulse has occurred.

24 Pin Diagram

The LM3S9B95 microcontroller pin diagram is shown below.

Each GPIO signal is identified by its GPIO port unless it defaults to an alternate function on reset. In this case, the GPIO port name is followed by the default alternate function. To see a complete list of possible functions for each pin, see Table 25-5 on page 991.

Figure 24-1. 100-Pin LQFP Package Pin Diagram



25 Signal Tables

The following tables list the signals available for each pin. Signals are configured as GPIOs on reset, except for those noted below. For a GPIO pin to be used for an alternate function, the corresponding bit in the **GPIOAFSEL** register (see page 311) must be set. Further pin muxing options are provided through the PMCx field in the **GPIOPCTL** register (see page 328), which selects one of several available peripheral functions for that GPIO.

Important: All GPIO pins are configured as GPIOs by default with the exception of the pins shown in Table 9-1. A Power-On-Reset (POR) or asserting RST puts the pins back to their default state.

Table 25-1. GPIO Pins With Default Alternate Functions

GPIO Pin	Default State	GPIOAFSEL Bit	GPIOPCTL PMCx Bit Field
PA[1:0]	UART0	1	0x1
PA[5:2]	SSI0	1	0x1
PB[3:2]	I ² C0	1	0x1
PC[3:0]	JTAG/SWD	1	0x3

Table 25-2 on page 961 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Each possible alternate function is listed for each pin.

Table 25-3 on page 972 lists the signals in alphabetical order by signal name. If it is possible for a signal to be on multiple pins, each possible pin assignment is listed. The "Pin Mux" column indicates the GPIO and the encoding needed in the PMCx bit field in the **GPIOPCTL** register.

Table 25-4 on page 982 groups the signals by functionality, except for GPIOs. If it is possible for a signal to be on multiple pins, each possible pin assignment is listed.

Table 25-5 on page 991 lists the GPIO pins and their alternate functions. The table heading "enc=" shows what the appropriate encoding for PMCx should be to select the function in that column (see page 328). Table entries that are shaded gray are the default values for the corresponding GPIO pin.

Table 25-2. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
1	PE7	I/O	TTL	GPIO port E bit 7.
	AIN0	I	Analog	ADC 0 input.
	PWM5	0	TTL	PWM 5.
	C2o	0	TTL	Analog comparator 2 output.
	U1DCD	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
2	PE6	I/O	TTL	GPIO port E bit 6.
	AIN1	I	Analog	ADC 1 input.
	PWM4	0	TTL	PWM 4.
	C1o	0	TTL	Analog comparator 1 output.
	U1CTS	I	TTL	UART module 1 Clear To Send modem status input signal.

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
3	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
4	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
5	PE5	I/O	TTL	GPIO port E bit 5.
	AIN2	I	Analog	ADC 2 input.
	CCP5	I/O	TTL	Capture/Compare/PWM 5.
	I2S0TXSD	I/O	TTL	I ² S module 0 transmit data.
6	PE4	I/O	TTL	GPIO port E bit 4.
	AIN3	I	Analog	ADC 3 input.
	CCP3	I/O	TTL	Capture/Compare/PWM 3.
	Fault0	I	TTL	PWM Fault 0.
	U2Tx	0	TTL	UART module 2 transmit.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
	I2SOTXWS	I/O	TTL	I ² S module 0 transmit word select.
7	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s).
8	VDD	-	Power	Positive supply for I/O and some logic.
9	GND	-	Power	Ground reference for logic and I/O pins.
10	PD0	I/O	TTL	GPIO port D bit 0.
	AIN15	ı	Analog	ADC 15 input.
	PWM0	0	TTL	PWM 0.
	CAN0Rx	ı	TTL	CAN module 0 receive.
	IDX0	ı	TTL	QEI module 0 index.
	U2Rx	I	TTL	UART module 2 receive.
	U1Rx	ı	TTL	UART module 1 receive.
	CCP6	I/O	TTL	Capture/Compare/PWM 6.
	I2S0RXSCK	I/O	TTL	I ² S module 0 receive clock.
	U1CTS	I	TTL	UART module 1 Clear To Send modem status input signal.

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
11	PD1	I/O	TTL	GPIO port D bit 1.
	AIN14	I	Analog	ADC 14 input.
	PWM1	0	TTL	PWM 1.
-	CAN0Tx	0	TTL	CAN module 0 transmit.
-	PhA0	I	TTL	QEI module 0 phase A.
-	U2Tx	0	TTL	UART module 2 transmit.
Ī	UlTx	0	TTL	UART module 1 transmit.
	CCP7	I/O	TTL	Capture/Compare/PWM 7.
Ī	I2S0RXWS	I/O	TTL	I ² S module 0 receive word select.
-	U1DCD	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
<u> </u>	CCP2	I/O	TTL	Capture/Compare/PWM 2.
Ī	PhB1	I	TTL	QEI module 1 phase B.
12	PD2	I/O	TTL	GPIO port D bit 2.
-	AIN13	I	Analog	ADC 13 input.
	U1Rx	I	TTL	UART module 1 receive.
-	CCP6	I/O	TTL	Capture/Compare/PWM 6.
	PWM2	0	TTL	PWM 2.
Ī	CCP5	I/O	TTL	Capture/Compare/PWM 5.
	EPI0S20	I/O	TTL	EPI module 0 signal 20.
13	PD3	I/O	TTL	GPIO port D bit 3.
	AIN12	I	Analog	ADC 12 input.
-	UlTx	0	TTL	UART module 1 transmit.
	CCP7	I/O	TTL	Capture/Compare/PWM 7.
-	PWM3	0	TTL	PWM 3.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
	EPIOS21	I/O	TTL	EPI module 0 signal 21.
14	PJ0	I/O	TTL	GPIO port J bit 0.
	EPIOS16	I/O	TTL	EPI module 0 signal 16.
	PWM0	0	TTL	PWM 0.
	I2C1SCL	I/O	OD	I ² C module 1 clock.
15	PH7	I/O	TTL	GPIO port H bit 7.
	EPI0S27	I/O	TTL	EPI module 0 signal 27.
	PWM5	0	TTL	PWM 5.
	SSI1Tx	0	TTL	SSI module 1 transmit.
16	XTALPPHY	0	Analog	XTALP of the Ethernet PHY.
17	XTALNPHY	I	Analog	XTALN of the Ethernet PHY.
18	PG1	I/O	TTL	GPIO port G bit 1.
	U2Tx	0	TTL	UART module 2 transmit.
	PWM1	0	TTL	PWM 1.
	I2C1SDA	I/O	OD	I ² C module 1 data.
	PWM5	0	TTL	PWM 5.
	EPIOS14	I/O	TTL	EPI module 0 signal 14.

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
19	PG0	I/O	TTL	GPIO port G bit 0.
	U2Rx	1	TTL	UART module 2 receive.
	PWM0	0	TTL	PWM 0.
	I2C1SCL	I/O	OD	I ² C module 1 clock.
	PWM4	0	TTL	PWM 4.
	USB0EPEN	0	TTL	Used in Host mode to control an external power source to supply power to the USB bus.
	EPIOS13	I/O	TTL	EPI module 0 signal 13.
20	VDD	-	Power	Positive supply for I/O and some logic.
21	GND	-	Power	Ground reference for logic and I/O pins.
22	PC7	I/O	TTL	GPIO port C bit 7.
	C2-	I	Analog	Analog comparator 2 negative input.
	CCP4	I/O	TTL	Capture/Compare/PWM 4.
	PhB0	I	TTL	QEI module 0 phase B.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
	U1Tx	0	TTL	UART module 1 transmit.
	USB0PFLT	1	TTL	Used in Host mode by an external power source to indicate an error state by that power source.
	Clo	0	TTL	Analog comparator 1 output.
	EPIOS5	I/O	TTL	EPI module 0 signal 5.
23	PC6	I/O	TTL	GPIO port C bit 6.
	C2+	ı	Analog	Analog comparator 2 positive input.
	CCP3	I/O	TTL	Capture/Compare/PWM 3.
	PhB0	I	TTL	QEI module 0 phase B.
	C2o	0	TTL	Analog comparator 2 output.
	PWM7	0	TTL	PWM 7.
	U1Rx	ı	TTL	UART module 1 receive.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
	USB0PFLT	I	TTL	Used in Host mode by an external power source to indicate an error state by that power source.
	EPI0S4	I/O	TTL	EPI module 0 signal 4.
24	PC5	I/O	TTL	GPIO port C bit 5.
	C1+	I	Analog	Analog comparator 1 positive input.
	CCP1	I/O	TTL	Capture/Compare/PWM 1.
	Clo	0	TTL	Analog comparator 1 output.
	C0o	0	TTL	Analog comparator 0 output.
	Fault2	I	TTL	PWM Fault 2.
	CCP3	I/O	TTL	Capture/Compare/PWM 3.
	USB0EPEN	0	TTL	Used in Host mode to control an external power source to supply power to the USB bus.
	EPIOS3	I/O	TTL	EPI module 0 signal 3.

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
25	PC4	I/O	TTL	GPIO port C bit 4.
	CCP5	I/O	TTL	Capture/Compare/PWM 5.
	PhA0	I	TTL	QEI module 0 phase A.
	PWM6	0	TTL	PWM 6.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
	CCP4	I/O	TTL	Capture/Compare/PWM 4.
	EPIOS2	I/O	TTL	EPI module 0 signal 2.
	CCP1	I/O	TTL	Capture/Compare/PWM 1.
26	PA0	I/O	TTL	GPIO port A bit 0.
	UORx	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	I2C1SCL	I/O	OD	I ² C module 1 clock.
	U1Rx	ı	TTL	UART module 1 receive.
27	PA1	I/O	TTL	GPIO port A bit 1.
	UOTx	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	I2C1SDA	I/O	OD	I ² C module 1 data.
	U1Tx	0	TTL	UART module 1 transmit.
28	PA2	I/O	TTL	GPIO port A bit 2.
	SSI0Clk	I/O	TTL	SSI module 0 clock.
	PWM4	0	TTL	PWM 4.
	I2S0RXSD	I/O	TTL	I ² S module 0 receive data.
29	PA3	I/O	TTL	GPIO port A bit 3.
	SSI0Fss	I/O	TTL	SSI module 0 frame.
	PWM5	0	TTL	PWM 5.
	I2S0RXMCLK	I/O	TTL	I ² S module 0 receive master clock.
30	PA4	I/O	TTL	GPIO port A bit 4.
	SSI0Rx	I	TTL	SSI module 0 receive.
	PWM6	0	TTL	PWM 6.
	CAN0Rx	I	TTL	CAN module 0 receive.
	I2S0TXSCK	I/O	TTL	I ² S module 0 transmit clock.
31	PA5	I/O	TTL	GPIO port A bit 5.
	SSI0Tx	0	TTL	SSI module 0 transmit.
	PWM7	0	TTL	PWM 7.
	CANOTX	0	TTL	CAN module 0 transmit.
	I2S0TXWS	I/O	TTL	I ² S module 0 transmit word select.
32	VDD	-	Power	Positive supply for I/O and some logic.
33	ERBIAS	0	Analog	9.1-kΩ resistor (1% precision) used internally for Ethernet PHY.

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
34	PA6	I/O	TTL	GPIO port A bit 6.
	I2C1SCL	I/O	OD	I ² C module 1 clock.
	CCP1	I/O	TTL	Capture/Compare/PWM 1.
	PWM0	0	TTL	PWM 0.
	PWM4	0	TTL	PWM 4.
	CAN0Rx	ı	TTL	CAN module 0 receive.
	USB0EPEN	0	TTL	Used in Host mode to control an external power source to supply power to the USB bus.
	Ulcts	I	TTL	UART module 1 Clear To Send modem status input signal.
35	PA7	I/O	TTL	GPIO port A bit 7.
	I2C1SDA	I/O	OD	I ² C module 1 data.
	CCP4	I/O	TTL	Capture/Compare/PWM 4.
Ī	PWM1	0	TTL	PWM 1.
	PWM5	0	TTL	PWM 5.
	CAN0Tx	0	TTL	CAN module 0 transmit.
	CCP3	I/O	TTL	Capture/Compare/PWM 3.
	USB0PFLT	I	TTL	Used in Host mode by an external power source to indicate an error state by that power source.
	U1DCD	ı	TTL	UART module 1 Data Carrier Detect modem status input signal.
36	PG7	I/O	TTL	GPIO port G bit 7.
	PhB1	I	TTL	QEI module 1 phase B.
Ī	PWM7	0	TTL	PWM 7.
	CCP5	I/O	TTL	Capture/Compare/PWM 5.
	EPIOS31	I/O	TTL	EPI module 0 signal 31.
37	RXIN	ı	Analog	RXIN of the Ethernet PHY.
38	VDDC	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
39	PJ2	I/O	TTL	GPIO port J bit 2.
	EPIOS18	I/O	TTL	EPI module 0 signal 18.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
	Fault0	I	TTL	PWM Fault 0.
40	RXIP	I	Analog	RXIP of the Ethernet PHY.
41	PF5	I/O	TTL	GPIO port F bit 5.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
	Clo	0	TTL	Analog comparator 1 output.
	EPIOS15	I/O	TTL	EPI module 0 signal 15.
	SSI1Tx	0	TTL	SSI module 1 transmit.
42	PF4	I/O	TTL	GPIO port F bit 4.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
	C0o	0	TTL	Analog comparator 0 output.
	Fault0	I	TTL	PWM Fault 0.
	EPI0S12	I/O	TTL	EPI module 0 signal 12.
	SSI1Rx	I	TTL	SSI module 1 receive.

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
43	TXOP	0	TTL	TXOP of the Ethernet PHY.
44	VDD	-	Power	Positive supply for I/O and some logic.
45	GND	-	Power	Ground reference for logic and I/O pins.
46	TXON	0	TTL	TXON of the Ethernet PHY.
47	PF0	I/O	TTL	GPIO port F bit 0.
	CAN1Rx	I	TTL	CAN module 1 receive.
	PhB0	I	TTL	QEI module 0 phase B.
	PWM0	0	TTL	PWM 0.
	I2S0TXSD	I/O	TTL	I ² S module 0 transmit data.
	U1DSR	I	TTL	UART module 1 Data Set Ready modem output control line.
48	osc0	I	Analog	Main oscillator crystal input or an external clock reference input.
49	OSC1	0	Analog	Main oscillator crystal output.
50	PJ3	I/O	TTL	GPIO port J bit 3.
	EPIOS19	I/O	TTL	EPI module 0 signal 19.
	U1CTS	I	TTL	UART module 1 Clear To Send modem status input signal.
	CCP6	I/O	TTL	Capture/Compare/PWM 6.
51	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
52	PJ4	I/O	TTL	GPIO port J bit 4.
	EPIOS28	I/O	TTL	EPI module 0 signal 28.
	U1DCD	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
	CCP4	I/O	TTL	Capture/Compare/PWM 4.
53	PJ5	I/O	TTL	GPIO port J bit 5.
	EPIOS29	I/O	TTL	EPI module 0 signal 29.
	U1DSR	I	TTL	UART module 1 Data Set Ready modem output control line.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
54	РЈб	I/O	TTL	GPIO port J bit 6.
	EPIOS30	I/O	TTL	EPI module 0 signal 30.
	U1RTS	0	TTL	UART module 1 Request to Send modem output control line.
	CCP1	I/O	TTL	Capture/Compare/PWM 1.
55	PJ7	I/O	TTL	GPIO port J bit 7.
	U1DTR	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
56	VDD	-	Power	Positive supply for I/O and some logic.
57	GND	-	Power	Ground reference for logic and I/O pins.
58	MDIO	I/O	OD	MDIO of the Ethernet PHY.
59	PF3	I/O	TTL	GPIO port F bit 3.
	LED0	0	TTL	MII LED 0.
	PWM5	0	TTL	PWM 5.
	PWM3	0	TTL	PWM 3.
	SSI1Fss	I/O	TTL	SSI module 1 frame.

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
60	PF2	I/O	TTL	GPIO port F bit 2.
	LED1	0	TTL	MII LED 1.
-	PWM4	0	TTL	PWM 4.
	PWM2	0	TTL	PWM 2.
	SSI1Clk	I/O	TTL	SSI module 1 clock.
61	PF1	I/O	TTL	GPIO port F bit 1.
-	CAN1Tx	0	TTL	CAN module 1 transmit.
	IDX1	I	TTL	QEI module 1 index.
-	PWM1	0	TTL	PWM 1.
	I2S0TXMCLK	I/O	TTL	I ² S module 0 transmit master clock.
	U1RTS	0	TTL	UART module 1 Request to Send modem output control line.
	CCP3	I/O	TTL	Capture/Compare/PWM 3.
62	РН6	I/O	TTL	GPIO port H bit 6.
	EPI0S26	I/O	TTL	EPI module 0 signal 26.
	PWM4	0	TTL	PWM 4.
	SSI1Rx	I	TTL	SSI module 1 receive.
63	РН5	I/O	TTL	GPIO port H bit 5.
	EPIOS11	I/O	TTL	EPI module 0 signal 11.
	Fault2	I	TTL	PWM Fault 2.
	SSI1Fss	I/O	TTL	SSI module 1 frame.
64	RST	I	TTL	System reset input.
65	PB3	I/O	TTL	GPIO port B bit 3.
	I2C0SDA	I/O	OD	I ² C module 0 data.
	Fault0	I	TTL	PWM Fault 0.
	Fault3	I	TTL	PWM Fault 3.
-	USB0PFLT	I	TTL	Used in Host mode by an external power source to indicate an error state by that power source.
66	PB0	I/O	TTL	GPIO port B bit 0.
	CCP0	I/O	TTL	Capture/Compare/PWM 0.
	PWM2	0	TTL	PWM 2.
	U1Rx	I	TTL	UART module 1 receive.
	USB0ID	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is an A device and not pulled down is a B device).
67	PB1	I/O	TTL	GPIO port B bit 1.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
	PWM3	0	TTL	PWM 3.
	CCP1	I/O	TTL	Capture/Compare/PWM 1.
	U1Tx	0	TTL	UART module 1 transmit.
	USB0VBUS	I/O	Analog	This signal is used during the session negotiation protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.
68	VDD	-	Power	Positive supply for I/O and some logic.

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description
69	GND	-	Power	Ground reference for logic and I/O pins.
70	USB0DM	I/O	Analog	Bidirectional differential data pin (D- per USB specification).
71	USB0DP	I/O	Analog	Bidirectional differential data pin (D+ per USB specification).
72	PB2	I/O	TTL	GPIO port B bit 2.
	I2C0SCL	I/O	OD	I ² C module 0 clock.
	IDX0	1	TTL	QEI module 0 index.
	CCP3	I/O	TTL	Capture/Compare/PWM 3.
-	CCP0	I/O	TTL	Capture/Compare/PWM 0.
-	USB0EPEN	0	TTL	Used in Host mode to control an external power source to supply power to the USB bus.
73	USB0RBIAS	0	Analog	9.1-kΩ resistor (1% precision) used internally for USB analog circuitry.
74	PE0	I/O	TTL	GPIO port E bit 0.
	PWM4	0	TTL	PWM 4.
Ī	SSI1Clk	I/O	TTL	SSI module 1 clock.
	CCP3	I/O	TTL	Capture/Compare/PWM 3.
	EPI0S8	I/O	TTL	EPI module 0 signal 8.
	USB0PFLT	I	TTL	Used in Host mode by an external power source to indicate an error state by that power source.
75	PE1	I/O	TTL	GPIO port E bit 1.
	PWM5	0	TTL	PWM 5.
-	SSI1Fss	I/O	TTL	SSI module 1 frame.
	Fault0	1	TTL	PWM Fault 0.
	CCP2	I/O	TTL	Capture/Compare/PWM 2.
	CCP6	I/O	TTL	Capture/Compare/PWM 6.
	EPI0S9	I/O	TTL	EPI module 0 signal 9.
76	РН4	I/O	TTL	GPIO port H bit 4.
	USB0PFLT	I	TTL	Used in Host mode by an external power source to indicate an error state by that power source.
	EPIOS10	I/O	TTL	EPI module 0 signal 10.
	SSI1Clk	I/O	TTL	SSI module 1 clock.
77	PC3	I/O	TTL	GPIO port C bit 3.
	TDO	0	TTL	JTAG TDO and SWO.
	SWO	0	TTL	JTAG TDO and SWO.
78	PC2	I/O	TTL	GPIO port C bit 2.
	TDI	I	TTL	JTAG TDI.
79	PC1	I/O	TTL	GPIO port C bit 1.
	TMS	1	TTL	JTAG TMS and SWDIO.
	SWDIO	I/O	TTL	JTAG TMS and SWDIO.
80	PC0	I/O	TTL	GPIO port C bit 0.
	TCK	1	TTL	JTAG/SWD CLK.
	SWCLK	1	TTL	JTAG/SWD CLK.
81	VDD	-	Power	Positive supply for I/O and some logic.
82	GND	-	Power	Ground reference for logic and I/O pins.

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description	
83	РН3	I/O	TTL	GPIO port H bit 3.	
	PhB0	I	TTL	QEI module 0 phase B.	
	Fault0	I	TTL	PWM Fault 0.	
	USB0EPEN	0	TTL	Used in Host mode to control an external power source to supply power to the USB bus.	
	EPI0S0	I/O	TTL	EPI module 0 signal 0.	
84	PH2	I/O	TTL	GPIO port H bit 2.	
	IDX1	ı	TTL	QEI module 1 index.	
	Clo	0	TTL	Analog comparator 1 output.	
	Fault3	ı	TTL	PWM Fault 3.	
	EPIOS1	I/O	TTL	EPI module 0 signal 1.	
85	PH1	I/O	TTL	GPIO port H bit 1.	
	CCP7	I/O	TTL	Capture/Compare/PWM 7.	
	PWM3	0	TTL	PWM 3.	
	EPIOS7	I/O	TTL	EPI module 0 signal 7.	
	PWM5	0	TTL	PWM 5.	
86	РН0	I/O	TTL	GPIO port H bit 0.	
	CCP6	I/O	TTL	Capture/Compare/PWM 6.	
	PWM2	0	TTL	PWM 2.	
	EPIOS6	I/O	TTL	EPI module 0 signal 6.	
	PWM4	0	TTL	PWM 4.	
87	PJ1	I/O	TTL	GPIO port J bit 1.	
	EPIOS17	I/O	TTL	EPI module 0 signal 17.	
	USB0PFLT	I	TTL	Used in Host mode by an external power source to indicate an error state by that power source.	
	PWM1	0	TTL	PWM 1.	
	I2C1SDA	I/O	OD	I ² C module 1 data.	
88	VDDC	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.	
89	PB7	I/O	TTL	GPIO port B bit 7.	
	NMI	ı	TTL	Non-maskable interrupt.	

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description	
90	PB6	I/O	TTL	GPIO port B bit 6.	
	VREFA	I	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 27-2 on page 994.	
	C0+	I	Analog	Analog comparator 0 positive input.	
	CCP1	I/O	TTL	Capture/Compare/PWM 1.	
	CCP7	I/O	TTL	Capture/Compare/PWM 7.	
	C0o	0	TTL	Analog comparator 0 output.	
	Fault1	I	TTL	PWM Fault 1.	
	IDX0	I	TTL	QEI module 0 index.	
	CCP5	I/O	TTL	Capture/Compare/PWM 5.	
	I2S0TXSCK	I/O	TTL	I ² S module 0 transmit clock.	
91	PB5	I/O	TTL	GPIO port B bit 5.	
	AIN11	I	Analog	ADC 11 input.	
	C1-	I	Analog	Analog comparator 1 negative input.	
	C0o	0	TTL	Analog comparator 0 output.	
	CCP5	I/O	TTL	Capture/Compare/PWM 5.	
	CCP6	I/O	TTL	Capture/Compare/PWM 6.	
	CCP0	I/O	TTL	Capture/Compare/PWM 0.	
	CAN0Tx	0	TTL	CAN module 0 transmit.	
	CCP2	I/O	TTL	Capture/Compare/PWM 2.	
	UlTx	0	TTL	UART module 1 transmit.	
	EPI0S22	I/O	TTL	EPI module 0 signal 22.	
92	PB4	I/O	TTL	GPIO port B bit 4.	
	AIN10	I	Analog	ADC 10 input.	
	C0-	I	Analog	Analog comparator 0 negative input.	
	U2Rx	I	TTL	UART module 2 receive.	
	CAN0Rx	I	TTL	CAN module 0 receive.	
	IDX0	I	TTL	QEI module 0 index.	
	U1Rx	1	TTL	UART module 1 receive.	
	EPIOS23	I/O	TTL	EPI module 0 signal 23.	
93	VDD	-	Power	Positive supply for I/O and some logic.	
94	GND	-	Power	Ground reference for logic and I/O pins.	
95	PE2	I/O	TTL	GPIO port E bit 2.	
	AIN9	I	Analog	ADC 9 input.	
	CCP4	I/O	TTL	Capture/Compare/PWM 4.	
	SSI1Rx	1	TTL	SSI module 1 receive.	
	PhB1	I	TTL	QEI module 1 phase B.	
	PhA0	I	TTL	QEI module 0 phase A.	
	CCP2	I/O	TTL	Capture/Compare/PWM 2.	
	EPI0S24	I/O	TTL	EPI module 0 signal 24.	

Pin Number	Pin Name	Pin Type	Buffer Type ^a	Description	
96	PE3	I/O	TTL	GPIO port E bit 3.	
	AIN8	I	Analog	ADC 8 input.	
	CCP1	I/O	TTL	Capture/Compare/PWM 1.	
	SSI1Tx	0	TTL	SSI module 1 transmit.	
	PhA1	I	TTL	QEI module 1 phase A.	
	PhB0	I	TTL	QEI module 0 phase B.	
	CCP7	I/O	TTL	Capture/Compare/PWM 7.	
	EPI0S25	I/O	TTL	EPI module 0 signal 25.	
97	PD4	I/O	TTL	GPIO port D bit 4.	
	AIN7	I	Analog	ADC 7 input.	
	CCP0	I/O	TTL	Capture/Compare/PWM 0.	
	CCP3	I/O	TTL	Capture/Compare/PWM 3.	
	I2S0RXSD	I/O	TTL	I ² S module 0 receive data.	
	U1RI	I	TTL	UART module 1 Ring Indicator modem status input signal.	
	EPIOS19	I/O	TTL	EPI module 0 signal 19.	
98	PD5	I/O	TTL	GPIO port D bit 5.	
	AIN6	I	Analog	ADC 6 input.	
	CCP2	I/O	TTL	Capture/Compare/PWM 2.	
	CCP4	I/O	TTL	Capture/Compare/PWM 4.	
	I2S0RXMCLK	I/O	TTL	I ² S module 0 receive master clock.	
	U2Rx	I	TTL	UART module 2 receive.	
	EPI0S28	I/O	TTL	EPI module 0 signal 28.	
99	PD6	I/O	TTL	GPIO port D bit 6.	
	AIN5	I	Analog	ADC 5 input.	
	Fault0	I	TTL	PWM Fault 0.	
	I2SOTXSCK	I/O	TTL	I ² S module 0 transmit clock.	
	U2Tx	0	TTL	UART module 2 transmit.	
	EPI0S29	I/O	TTL	EPI module 0 signal 29.	
100	PD7	I/O	TTL	GPIO port D bit 7.	
	AIN4	I	Analog	ADC 4 input.	
	IDX0	I	TTL	QEI module 0 index.	
	C0o	0	TTL	Analog comparator 0 output.	
	CCP1	I/O	TTL	Capture/Compare/PWM 1.	
	I2SOTXWS	I/O	TTL	I ² S module 0 transmit word select.	
	U1DTR	0	TTL	UART module 1 Data Terminal Ready modem status input signal.	
	EPI0S30	I/O	TTL	EPI module 0 signal 30.	

a. The TTL designation indicates the pin is TTL-compatible.

Table 25-3. Signals by Signal Name

Pin Name	Pin Number	Pin Mux	Pin Type	Buffer Type ^a	Description
AIN0	1	-	1	Analog	ADC 0 input.
AIN1	2	-	I	Analog	ADC 1 input.

Pin Name	Pin Number	Pin Mux	Pin Type	Buffer Type ^a	Description
AIN2	5	-	I	Analog	ADC 2 input.
AIN3	6	-	I	Analog	ADC 3 input.
AIN4	100	-	I	Analog	ADC 4 input.
AIN5	99	-	I	Analog	ADC 5 input.
AIN6	98	-	I	Analog	ADC 6 input.
AIN7	97	-	I	Analog	ADC 7 input.
AIN8	96	-	I	Analog	ADC 8 input.
AIN9	95	-	I	Analog	ADC 9 input.
AIN10	92	-	I	Analog	ADC 10 input.
AIN11	91	-	I	Analog	ADC 11 input.
AIN12	13	-	I	Analog	ADC 12 input.
AIN13	12	-	I	Analog	ADC 13 input.
AIN14	11	-	I	Analog	ADC 14 input.
AIN15	10	-	I	Analog	ADC 15 input.
C0+	90	-	I	Analog	Analog comparator 0 positive input.
C0-	92	-	I	Analog	Analog comparator 0 negative input.
C0o	24 42 90 91 100	PC5 (3) PF4 (2) PB6 (3) PB5 (1) PD7 (2)	0	TTL	Analog comparator 0 output.
C1+	24	-	I	Analog	Analog comparator 1 positive input.
C1-	91	-	I	Analog	Analog comparator 1 negative input.
Clo	2 22 24 41 84	PE6 (2) PC7 (7) PC5 (2) PF5 (2) PH2 (2)	0	TTL	Analog comparator 1 output.
C2+	23	-	I	Analog	Analog comparator 2 positive input.
C2-	22	-	I	Analog	Analog comparator 2 negative input.
C20	1 23	PE7 (2) PC6 (3)	0	TTL	Analog comparator 2 output.
CANORX	10 30 34 92	PD0 (2) PA4 (5) PA6 (6) PB4 (5)	I	TTL	CAN module 0 receive.
CANOTX	11 31 35 91	PD1 (2) PA5 (5) PA7 (6) PB5 (5)	0	TTL	CAN module 0 transmit.
CAN1Rx	47	PF0 (1)	I	TTL	CAN module 1 receive.
CAN1Tx	61	PF1 (1)	0	TTL	CAN module 1 transmit.

Pin Name	Pin Number	Pin Mux	Pin Type	Buffer Type ^a	Description
CCP0	13 22 23 39 42 55 66 72 91	PD3 (4) PC7 (4) PC6 (6) PJ2 (9) PF4 (1) PJ7 (10) PB0 (1) PB2 (5) PB5 (4) PD4 (1)	I/O	TTL	Capture/Compare/PWM 0.
CCP1	24 25 34 54 67 90 96 100	PC5 (1) PC4 (9) PA6 (2) PJ6 (10) PB1 (4) PB6 (1) PE3 (1) PD7 (3)	I/O	TTL	Capture/Compare/PWM 1.
CCP2	6 11 25 41 53 67 75 91 95	PE4 (6) PD1 (10) PC4 (5) PF5 (1) PJ5 (10) PB1 (1) PE1 (4) PB5 (6) PE2 (5) PD5 (1)	I/O	TTL	Capture/Compare/PWM 2.
CCP3	6 23 24 35 61 72 74	PE4 (1) PC6 (1) PC5 (5) PA7 (7) PF1 (10) PB2 (4) PE0 (3) PD4 (2)	I/O	TTL	Capture/Compare/PWM 3.
CCP4	22 25 35 52 95 98	PC7 (1) PC4 (6) PA7 (2) PJ4 (10) PE2 (1) PD5 (2)	I/O	TTL	Capture/Compare/PWM 4.
CCP5	5 12 25 36 90 91	PE5 (1) PD2 (4) PC4 (1) PG7 (8) PB6 (6) PB5 (2)	I/O	TTL	Capture/Compare/PWM 5.
CCP6	10 12 50 75 86 91	PD0 (6) PD2 (2) PJ3 (10) PE1 (5) PH0 (1) PB5 (3)	I/O	TTL	Capture/Compare/PWM 6.

Pin Name	Pin Number	Pin Mux	Pin Type	Buffer Type ^a	Description
CCP7	11	PD1 (6)	I/O	TTL	Capture/Compare/PWM 7.
	13 85	PD3 (2) PH1 (1)			
	90	PB6 (2)			
	96	PE3 (5)			
EPI0S0	83	PH3 (8)	I/O	TTL	EPI module 0 signal 0.
EPI0S1	84	PH2 (8)	I/O	TTL	EPI module 0 signal 1.
EPIOS2	25	PC4 (8)	I/O	TTL	EPI module 0 signal 2.
EPIOS3	24	PC5 (8)	I/O	TTL	EPI module 0 signal 3.
EPIOS4	23	PC6 (8)	I/O	TTL	EPI module 0 signal 4.
EPI0S5	22	PC7 (8)	I/O	TTL	EPI module 0 signal 5.
EPI0S6	86	PH0 (8)	I/O	TTL	EPI module 0 signal 6.
EPI0S7	85	PH1 (8)	I/O	TTL	EPI module 0 signal 7.
EPIOS8	74	PE0 (8)	I/O	TTL	EPI module 0 signal 8.
EPIOS9	75	PE1 (8)	I/O	TTL	EPI module 0 signal 9.
EPIOS10	76	PH4 (8)	I/O	TTL	EPI module 0 signal 10.
EPIOS11	63	PH5 (8)	I/O	TTL	EPI module 0 signal 11.
EPIOS12	42	PF4 (8)	I/O	TTL	EPI module 0 signal 12.
EPIOS13	19	PG0 (8)	I/O	TTL	EPI module 0 signal 13.
EPIOS14	18	PG1 (8)	I/O	TTL	EPI module 0 signal 14.
EPIOS15	41	PF5 (8)	I/O	TTL	EPI module 0 signal 15.
EPIOS16	14	PJ0 (8)	I/O	TTL	EPI module 0 signal 16.
EPIOS17	87	PJ1 (8)	I/O	TTL	EPI module 0 signal 17.
EPIOS18	39	PJ2 (8)	I/O	TTL	EPI module 0 signal 18.
EPIOS19	50 97	PJ3 (8)	I/O	TTL	EPI module 0 signal 19.
EDIOGOO	12	PD4 (10)	I/O	TTL	EPI module 0 signal 20.
EPIOS20	13	PD2 (8) PD3 (8)	1/0	TTL	EPI module 0 signal 20. EPI module 0 signal 21.
EPIOS21		` '			<u> </u>
EPIOS22	91	PB5 (8)	1/0	TTL	EPI module 0 signal 22.
EPIOS23	92	PB4 (8)	1/0	TTL	EPI module 0 signal 23.
EPIOS24	95	PE2 (8)	1/0	TTL	EPI module 0 signal 24.
EPIOS25	96	PE3 (8)	1/0	TTL	EPI module 0 signal 25.
EPIOS26	62	PH6 (8)	1/0	TTL	EPI module 0 signal 26.
EPIOS27	15	PH7 (8)	1/0	TTL	EPI module 0 signal 27.
EPIOS28	52 98	PJ4 (8) PD5 (10)	I/O	TTL	EPI module 0 signal 28.
EPIOS29	53	PJ5 (8)	I/O	TTL	EPI module 0 signal 29.
	99	PD6 (10)			
EPIOS30	54 100	PJ6 (8) PD7 (10)	I/O	TTL	EPI module 0 signal 30.
EPIOS31	36	PG7 (9)	I/O	TTL	EPI module 0 signal 31.
ERBIAS	33	-	0	Analog	9.1-k Ω resistor (1% precision) used internally for Ethernet PHY.

Pin Name	Pin Number	Pin Mux	Pin Type	Buffer Type ^a	Description
Fault0	6 39 42 65 75 83 99	PE4 (4) PJ2 (10) PF4 (4) PB3 (2) PE1 (3) PH3 (2) PD6 (1)	I	TTL	PWM Fault 0.
Fault1	90	PB6 (4)	I	TTL	PWM Fault 1.
Fault2	24 63	PC5 (4) PH5 (10)	I	TTL	PWM Fault 2.
Fault3	65 84	PB3 (4) PH2 (4)	I	TTL	PWM Fault 3.
GND	9 21 45 57 69 82 94	-	-	Power	Ground reference for logic and I/O pins.
GNDA	4	-	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
I2C0SCL	72	PB2 (1)	I/O	OD	I ² C module 0 clock.
I2C0SDA	65	PB3 (1)	I/O	OD	I ² C module 0 data.
I2C1SCL	14 19 26 34	PJ0 (11) PG0 (3) PA0 (8) PA6 (1)	I/O	OD	I ² C module 1 clock.
I2C1SDA	18 27 35 87	PG1 (3) PA1 (8) PA7 (1) PJ1 (11)	I/O	OD	I ² C module 1 data.
I2S0RXMCLK	29 98	PA3 (9) PD5 (8)	I/O	TTL	I ² S module 0 receive master clock.
I2S0RXSCK	10	PD0 (8)	I/O	TTL	I ² S module 0 receive clock.
I2S0RXSD	28 97	PA2 (9) PD4 (8)	I/O	TTL	I ² S module 0 receive data.
I2S0RXWS	11	PD1 (8)	I/O	TTL	I ² S module 0 receive word select.
I2S0TXMCLK	61	PF1 (8)	I/O	TTL	I ² S module 0 transmit master clock.
I2SOTXSCK	30 90 99	PA4 (9) PB6 (9) PD6 (8)	I/O	TTL	I ² S module 0 transmit clock.
I2SOTXSD	5 47	PE5 (9) PF0 (8)	I/O	TTL	I ² S module 0 transmit data.
I2SOTXWS	6 31 100	PE4 (9) PA5 (9) PD7 (8)	I/O	TTL	I ² S module 0 transmit word select.
IDX0	10 72 90 92 100	PD0 (3) PB2 (2) PB6 (5) PB4 (6) PD7 (1)	I	TTL	QEI module 0 index.

Pin Name	Pin Number	Pin Mux	Pin Type	Buffer Type ^a	Description
IDX1	61 84	PF1 (2) PH2 (1)	I	TTL	QEI module 1 index.
LDO	7	-	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μF or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s).
LED0	59	PF3 (1)	0	TTL	MII LED 0.
LED1	60	PF2 (1)	0	TTL	MII LED 1.
MDIO	58	-	I/O	OD	MDIO of the Ethernet PHY.
NC	51	-	-	-	No connect. Leave the pin electrically unconnected/isolated.
NMI	89	PB7 (4)		TTL	Non-maskable interrupt.
osc0	48	-	Ι	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	49	-	0	Analog	Main oscillator crystal output.
PA0	26	-	I/O	TTL	GPIO port A bit 0.
PA1	27	-	I/O	TTL	GPIO port A bit 1.
PA2	28	-	I/O	TTL	GPIO port A bit 2.
PA3	29	-	I/O	TTL	GPIO port A bit 3.
PA4	30	-	I/O	TTL	GPIO port A bit 4.
PA5	31	-	I/O	TTL	GPIO port A bit 5.
PA6	34	-	I/O	TTL	GPIO port A bit 6.
PA7	35	-	I/O	TTL	GPIO port A bit 7.
PB0	66	-	I/O	TTL	GPIO port B bit 0.
PB1	67	-	I/O	TTL	GPIO port B bit 1.
PB2	72	-	I/O	TTL	GPIO port B bit 2.
PB3	65	-	I/O	TTL	GPIO port B bit 3.
PB4	92	-	I/O	TTL	GPIO port B bit 4.
PB5	91	-	I/O	TTL	GPIO port B bit 5.
PB6	90	-	I/O	TTL	GPIO port B bit 6.
PB7	89	-	I/O	TTL	GPIO port B bit 7.
PC0	80	-	I/O	TTL	GPIO port C bit 0.
PC1	79	-	I/O	TTL	GPIO port C bit 1.
PC2	78	-	I/O	TTL	GPIO port C bit 2.
PC3	77	-	I/O	TTL	GPIO port C bit 3.
PC4	25	-	I/O	TTL	GPIO port C bit 4.
PC5	24	-	I/O	TTL	GPIO port C bit 5.
PC6	23	-	I/O	TTL	GPIO port C bit 6.
PC7	22	-	I/O	TTL	GPIO port C bit 7.
PD0	10	-	I/O	TTL	GPIO port D bit 0.
PD1	11	-	I/O	TTL	GPIO port D bit 1.
PD2	12	-	I/O	TTL	GPIO port D bit 2.
PD3	13	-	I/O	TTL	GPIO port D bit 3.

Pin Name	Pin Number	Pin Mux	Pin Type	Buffer Type ^a	Description
PD4	97	-	I/O	TTL	GPIO port D bit 4.
PD5	98	-	I/O	TTL	GPIO port D bit 5.
PD6	99	-	I/O	TTL	GPIO port D bit 6.
PD7	100	-	I/O	TTL	GPIO port D bit 7.
PE0	74	-	I/O	TTL	GPIO port E bit 0.
PE1	75	-	I/O	TTL	GPIO port E bit 1.
PE2	95	-	I/O	TTL	GPIO port E bit 2.
PE3	96	-	I/O	TTL	GPIO port E bit 3.
PE4	6	-	I/O	TTL	GPIO port E bit 4.
PE5	5	-	I/O	TTL	GPIO port E bit 5.
PE6	2	-	I/O	TTL	GPIO port E bit 6.
PE7	1	-	I/O	TTL	GPIO port E bit 7.
PF0	47	-	I/O	TTL	GPIO port F bit 0.
PF1	61	-	I/O	TTL	GPIO port F bit 1.
PF2	60	-	I/O	TTL	GPIO port F bit 2.
PF3	59	-	I/O	TTL	GPIO port F bit 3.
PF4	42	-	I/O	TTL	GPIO port F bit 4.
PF5	41	-	I/O	TTL	GPIO port F bit 5.
PG0	19	-	I/O	TTL	GPIO port G bit 0.
PG1	18	-	I/O	TTL	GPIO port G bit 1.
PG7	36	-	I/O	TTL	GPIO port G bit 7.
PH0	86	-	I/O	TTL	GPIO port H bit 0.
PH1	85	-	I/O	TTL	GPIO port H bit 1.
PH2	84	-	I/O	TTL	GPIO port H bit 2.
PH3	83	-	I/O	TTL	GPIO port H bit 3.
PH4	76	-	I/O	TTL	GPIO port H bit 4.
PH5	63	-	I/O	TTL	GPIO port H bit 5.
РНб	62	-	I/O	TTL	GPIO port H bit 6.
PH7	15	-	I/O	TTL	GPIO port H bit 7.
PJ0	14	-	I/O	TTL	GPIO port J bit 0.
PJ1	87	-	I/O	TTL	GPIO port J bit 1.
PJ2	39	-	I/O	TTL	GPIO port J bit 2.
PJ3	50	-	I/O	TTL	GPIO port J bit 3.
PJ4	52	-	I/O	TTL	GPIO port J bit 4.
PJ5	53	-	I/O	TTL	GPIO port J bit 5.
PJ6	54	-	I/O	TTL	GPIO port J bit 6.
PJ7	55	-	I/O	TTL	GPIO port J bit 7.
₽WMO	10 14 19 34 47	PD0 (1) PJ0 (10) PG0 (2) PA6 (4) PF0 (3)	0	TTL	PWM 0.

Pin Name	Pin Number	Pin Mux	Pin Type	Buffer Type ^a	Description
PWM1	11 18 35 61 87	PD1 (1) PG1 (2) PA7 (4) PF1 (3) PJ1 (10)	0	TTL	PWM 1.
PWM2	12 60 66 86	PD2 (3) PF2 (4) PB0 (2) PH0 (2)	0	TTL	PWM 2.
PWM3	13 59 67 85	PD3 (3) PF3 (4) PB1 (2) PH1 (2)	0	TTL	PWM 3.
PWM4	2 19 28 34 60 62 74 86	PE6 (1) PG0 (4) PA2 (4) PA6 (5) PF2 (2) PH6 (10) PE0 (1) PH0 (9)	0	TTL	PWM 4.
PWM5	1 15 18 29 35 59 75 85	PE7 (1) PH7 (10) PG1 (4) PA3 (4) PA7 (5) PF3 (2) PE1 (1) PH1 (9)	0	TTL	PWM 5.
PWM6	25 30	PC4 (4) PA4 (4)	0	TTL	PWM 6.
PWM7	23 31 36	PC6 (4) PA5 (4) PG7 (4)	0	TTL	PWM 7.
PhA0	11 25 95	PD1 (3) PC4 (2) PE2 (4)	I	TTL	QEI module 0 phase A.
PhA1	96	PE3 (3)	Į	TTL	QEI module 1 phase A.
PhB0	22 23 47 83 96	PC7 (2) PC6 (2) PF0 (2) PH3 (1) PE3 (4)	I	TTL	QEI module 0 phase B.
PhB1	11 36 95	PD1 (11) PG7 (1) PE2 (3)	I	TTL	QEI module 1 phase B.
RST	64	-	I	TTL	System reset input.
RXIN	37	-	I	Analog	RXIN of the Ethernet PHY.
RXIP	40	-	ļ	Analog	RXIP of the Ethernet PHY.
SSIOClk	28	PA2 (1)	I/O	TTL	SSI module 0 clock.
SSIOFss	29	PA3 (1)	I/O	TTL	SSI module 0 frame.
SSI0Rx	30	PA4 (1)	l -	TTL	SSI module 0 receive.
SSIOTx	31	PA5 (1)	0	TTL	SSI module 0 transmit.

Pin Name	Pin Number	Pin Mux	Pin Type	Buffer Type ^a	Description
SSI1Clk	60 74 76	PF2 (9) PE0 (2) PH4 (11)	I/O	TTL	SSI module 1 clock.
SSI1Fss	59 63 75	PF3 (9) PH5 (11) PE1 (2)	I/O	TTL	SSI module 1 frame.
SSI1Rx	42 62 95	PF4 (9) PH6 (11) PE2 (2)	I	TTL	SSI module 1 receive.
SSI1Tx	15 41 96	PH7 (11) PF5 (9) PE3 (2)	0	TTL	SSI module 1 transmit.
SWCLK	80	PC0 (3)	I	TTL	JTAG/SWD CLK.
SWDIO	79	PC1 (3)	I/O	TTL	JTAG TMS and SWDIO.
SWO	77	PC3 (3)	0	TTL	JTAG TDO and SWO.
TCK	80	PC0 (3)	I	TTL	JTAG/SWD CLK.
TDI	78	PC2 (3)	I	TTL	JTAG TDI.
TDO	77	PC3 (3)	0	TTL	JTAG TDO and SWO.
TMS	79	PC1 (3)	I	TTL	JTAG TMS and SWDIO.
TXON	46	-	0	TTL	TXON of the Ethernet PHY.
TXOP	43	-	0	TTL	TXOP of the Ethernet PHY.
UORx	26	PA0 (1)	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	27	PA1 (1)	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
U1CTS	2 10 34 50	PE6 (9) PD0 (9) PA6 (9) PJ3 (9)	l	TTL	UART module 1 Clear To Send modem status input signal.
U1DCD	1 11 35 52	PE7 (9) PD1 (9) PA7 (9) PJ4 (9)	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
U1DSR	47 53	PF0 (9) PJ5 (9)	I	TTL	UART module 1 Data Set Ready modem output control line.
U1DTR	55 100	PJ7 (9) PD7 (9)	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
UlRI	97	PD4 (9)	I	TTL	UART module 1 Ring Indicator modem status input signal.
U1RTS	54 61	PJ6 (9) PF1 (9)	0	TTL	UART module 1 Request to Send modem output control line.
Ulrx	10 12 23 26 66 92	PD0 (5) PD2 (1) PC6 (5) PA0 (9) PB0 (5) PB4 (7)	l	TTL	UART module 1 receive.

Pin Name	Pin Number	Pin Mux	Pin Type	Buffer Type ^a	Description
UlTx	11 13 22 27 67 91	PD1 (5) PD3 (1) PC7 (5) PA1 (9) PB1 (5) PB5 (7)	0	TTL	UART module 1 transmit.
U2Rx	10 19 92 98	PD0 (4) PG0 (1) PB4 (4) PD5 (9)	I	TTL	UART module 2 receive.
U2Tx	6 11 18 99	PE4 (5) PD1 (4) PG1 (1) PD6 (9)	0	TTL	UART module 2 transmit.
USB0DM	70	-	I/O	Analog	Bidirectional differential data pin (D- per USB specification).
USB0DP	71	-	I/O	Analog	Bidirectional differential data pin (D+ per USB specification).
USB0EPEN	19 24 34 72 83	PG0 (7) PC5 (6) PA6 (8) PB2 (8) PH3 (4)	0	TTL	Used in Host mode to control an external power source to supply power to the USB bus.
USB0ID	66	-	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is an A device and not pulled down is a B device).
USB0PFLT	22 23 35 65 74 76 87	PC7 (6) PC6 (7) PA7 (8) PB3 (8) PE0 (9) PH4 (4) PJ1 (9)	I	TTL	Used in Host mode by an external power source to indicate an error state by that power source.
USB0RBIAS	73	-	0	Analog	9.1-k Ω resistor (1% precision) used internally for USB analog circuitry.
USB0VBUS	67	1	I/O	Analog	This signal is used during the session negotiation protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.
VDD	8 20 32 44 56 68 81 93	<u>-</u>	-	Power	Positive supply for I/O and some logic.
VDDA	3	-	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
VDDC	38 88	-	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.

Pin Name	Pin Number	Pin Mux	Pin Type	Buffer Type ^a	Description
VREFA	90	-	I	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 27-2 on page 994.
XTALNPHY	17	-	I	Analog	XTALN of the Ethernet PHY.
XTALPPHY	16	-	0	Analog	XTALP of the Ethernet PHY.

a. The TTL designation indicates the pin is TTL-compatible.

Table 25-4. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
ADC	AINO	1	I	Analog	ADC 0 input.
	AIN1	2	I	Analog	ADC 1 input.
	AIN2	5	I	Analog	ADC 2 input.
	AIN3	6	I	Analog	ADC 3 input.
	AIN4	100	I	Analog	ADC 4 input.
	AIN5	99	I	Analog	ADC 5 input.
	AIN6	98	I	Analog	ADC 6 input.
	AIN7	97	I	Analog	ADC 7 input.
	AIN8	96	ļ	Analog	ADC 8 input.
	AIN9	95	ļ	Analog	ADC 9 input.
	AIN10	92	ļ	Analog	ADC 10 input.
	AIN11	91	l	Analog	ADC 11 input.
	AIN12	13	I	Analog	ADC 12 input.
	AIN13	12	l	Analog	ADC 13 input.
	AIN14	11	l	Analog	ADC 14 input.
	AIN15	10	ļ	Analog	ADC 15 input.
	VREFA	90	I	Analog	This input provides a reference voltage used to specify the input voltage at which the ADC converts to a maximum value. In other words, the voltage that is applied to VREFA is the voltage with which an AINn signal is converted to 1023. The VREFA input is limited to the range specified in Table 27-2 on page 994.

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
Analog Comparators	C0+	90	I	Analog	Analog comparator 0 positive input.
	C0-	92	I	Analog	Analog comparator 0 negative input.
	C0o	24 42 90 91 100	0	TTL	Analog comparator 0 output.
	C1+	24	I	Analog	Analog comparator 1 positive input.
	C1-	91	I	Analog	Analog comparator 1 negative input.
	Clo	2 22 24 41 84	0	TTL	Analog comparator 1 output.
	C2+	23	1	Analog	Analog comparator 2 positive input.
	C2-	22	Ι	Analog	Analog comparator 2 negative input.
	C2o	1 23	0	TTL	Analog comparator 2 output.
Controller Area Network	CAN0Rx	10 30 34 92	I	TTL	CAN module 0 receive.
	CAN0Tx	11 31 35 91	0	TTL	CAN module 0 transmit.
	CAN1Rx	47	I	TTL	CAN module 1 receive.
	CAN1Tx	61	0	TTL	CAN module 1 transmit.
Ethernet PHY	ERBIAS	33	0	Analog	9.1-k Ω resistor (1% precision) used internally for Ethernet PHY.
	LED0	59	0	TTL	MII LED 0.
	LED1	60	0	TTL	MII LED 1.
	MDIO	58	I/O	OD	MDIO of the Ethernet PHY.
	RXIN	37	I	Analog	RXIN of the Ethernet PHY.
	RXIP	40	I	Analog	RXIP of the Ethernet PHY.
	TXON	46	0	TTL	TXON of the Ethernet PHY.
	TXOP	43	0	TTL	TXOP of the Ethernet PHY.
	XTALNPHY	17	Ι	Analog	XTALN of the Ethernet PHY.
	XTALPPHY	16	0	Analog	XTALP of the Ethernet PHY.

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
External Peripheral	EPI0S0	83	I/O	TTL	EPI module 0 signal 0.
Interface	EPI0S1	84	I/O	TTL	EPI module 0 signal 1.
	EPI0S2	25	I/O	TTL	EPI module 0 signal 2.
	EPI0S3	24	I/O	TTL	EPI module 0 signal 3.
	EPI0S4	23	I/O	TTL	EPI module 0 signal 4.
	EPI0S5	22	I/O	TTL	EPI module 0 signal 5.
	EPIOS6	86	I/O	TTL	EPI module 0 signal 6.
	EPIOS7	85	I/O	TTL	EPI module 0 signal 7.
	EPIOS8	74	I/O	TTL	EPI module 0 signal 8.
	EPIOS9	75	I/O	TTL	EPI module 0 signal 9.
	EPIOS10	76	I/O	TTL	EPI module 0 signal 10.
	EPI0S11	63	I/O	TTL	EPI module 0 signal 11.
	EPI0S12	42	I/O	TTL	EPI module 0 signal 12.
	EPIOS13	19	I/O	TTL	EPI module 0 signal 13.
	EPIOS14	18	I/O	TTL	EPI module 0 signal 14.
	EPIOS15	41	I/O	TTL	EPI module 0 signal 15.
	EPIOS16	14	I/O	TTL	EPI module 0 signal 16.
	EPIOS17	87	I/O	TTL	EPI module 0 signal 17.
	EPIOS18	39	I/O	TTL	EPI module 0 signal 18.
	EPIOS19	50 97	I/O	TTL	EPI module 0 signal 19.
	EPI0S20	12	I/O	TTL	EPI module 0 signal 20.
	EPI0S21	13	I/O	TTL	EPI module 0 signal 21.
	EPI0S22	91	I/O	TTL	EPI module 0 signal 22.
	EPI0S23	92	I/O	TTL	EPI module 0 signal 23.
	EPI0S24	95	I/O	TTL	EPI module 0 signal 24.
	EPI0S25	96	I/O	TTL	EPI module 0 signal 25.
	EPI0S26	62	I/O	TTL	EPI module 0 signal 26.
	EPI0S27	15	I/O	TTL	EPI module 0 signal 27.
	EPIOS28	52 98	I/O	TTL	EPI module 0 signal 28.
	EPI0S29	53 99	I/O	TTL	EPI module 0 signal 29.
	EPIOS30	54 100	I/O	TTL	EPI module 0 signal 30.
	EPI0S31	36	I/O	TTL	EPI module 0 signal 31.

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	
General-Purpose Timers	CCP0	13 22 23 39 42 55 66 72 91	I/O	TTL	Capture/Compare/PWM 0.
	CCP1	24 25 34 54 67 90 96 100	I/O	TTL	Capture/Compare/PWM 1.
	CCP2	6 11 25 41 53 67 75 91 95	I/O	TTL	Capture/Compare/PWM 2.
	CCP3	6 23 24 35 61 72 74 97	I/O	TTL	Capture/Compare/PWM 3.
	CCP4	22 25 35 52 95 98	I/O	TTL	Capture/Compare/PWM 4.
	CCP5	5 12 25 36 90 91	I/O	TTL	Capture/Compare/PWM 5.
	CCP6	10 12 50 75 86 91	I/O	TTL	Capture/Compare/PWM 6.
	CCP7		I/O	TTL	Capture/Compare/PWM 7.

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
		11 13 85 90 96			
I2C	I2C0SCL	72	I/O	OD	I ² C module 0 clock.
	I2C0SDA	65	I/O	OD	I ² C module 0 data.
	I2C1SCL	14 19 26 34	I/O	OD	I ² C module 1 clock.
	I2C1SDA	18 27 35 87	I/O	OD	I ² C module 1 data.
12S	I2S0RXMCLK	29 98	I/O	TTL	I ² S module 0 receive master clock.
	I2S0RXSCK	10	I/O	TTL	I ² S module 0 receive clock.
	I2S0RXSD	28 97	I/O	TTL	I ² S module 0 receive data.
	I2S0RXWS	11	I/O	TTL	I ² S module 0 receive word select.
	I2S0TXMCLK	61	I/O	TTL	I ² S module 0 transmit master clock.
	I2SOTXSCK	30 90 99	I/O	TTL	I ² S module 0 transmit clock.
	I2SOTXSD	5 47	I/O	TTL	I ² S module 0 transmit data.
	I2SOTXWS	6 31 100	I/O	TTL	I ² S module 0 transmit word select.
JTAG/SWD/SWO	SWCLK	80	I	TTL	JTAG/SWD CLK.
	SWDIO	79	I/O	TTL	JTAG TMS and SWDIO.
	SWO	77	0	TTL	JTAG TDO and SWO.
	TCK	80	I	TTL	JTAG/SWD CLK.
	TDI	78	l	TTL	JTAG TDI.
	TDO	77	0	TTL	JTAG TDO and SWO.
	TMS	79	I	TTL	JTAG TMS and SWDIO.

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
PWM	Fault0	6 39 42 65 75 83 99	I	TTL	PWM Fault 0.
	Fault1	90	I	TTL	PWM Fault 1.
	Fault2	24 63	I	TTL	PWM Fault 2.
	Fault3	65 84	I	TTL	PWM Fault 3.
	PWM0	10 14 19 34 47	0	TTL	PWM 0.
	PWM1	11 18 35 61 87	0	TTL	PWM 1.
	PWM2	12 60 66 86	0	TTL	PWM 2.
	PWM3	13 59 67 85	0	TTL	PWM 3.
	PWM4	2 19 28 34 60 62 74 86	0	TTL	PWM 4.
	PWM5	1 15 18 29 35 59 75	0	TTL	PWM 5.
	PWM6	25 30	0	TTL	PWM 6.
	PWM7	23 31 36	0	TTL	PWM 7.

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
Power	GND	9 21 45 57 69 82 94	-	Power	Ground reference for logic and I/O pins.
	GNDA	4	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDDC pins at the board level in addition to the decoupling capacitor(s).
	VDD	8 20 32 44 56 68 81 93	-	Power	Positive supply for I/O and some logic.
	VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
	VDDC	38 88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
QEI	IDX0	10 72 90 92 100	I	TTL	QEI module 0 index.
	IDX1	61 84	I	TTL	QEI module 1 index.
	PhA0	11 25 95	I	TTL	QEI module 0 phase A.
	PhA1	96	I	TTL	QEI module 1 phase A.
	PhB0	22 23 47 83 96	l	TTL	QEI module 0 phase B.
	PhB1	11 36 95	I	TTL	QEI module 1 phase B.

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
SSI	SSI0Clk	28	I/O	TTL	SSI module 0 clock.
	SSI0Fss	29	I/O	TTL	SSI module 0 frame.
	SSI0Rx	30	I	TTL	SSI module 0 receive.
	SSI0Tx	31	0	TTL	SSI module 0 transmit.
	SSI1Clk	60 74 76	I/O	TTL	SSI module 1 clock.
	SSI1Fss	59 63 75	I/O	TTL	SSI module 1 frame.
	SSI1Rx	42 62 95	I	TTL	SSI module 1 receive.
	SSI1Tx	15 41 96	0	TTL	SSI module 1 transmit.
System Control &	NMI	89	Į	TTL	Non-maskable interrupt.
Clocks	osc0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
	osc1	49	0	Analog	Main oscillator crystal output.
	RST	64	I	TTL	System reset input.

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
UART	U0Rx	26	Ι	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	U1CTS	2 10 34 50	I	TTL	UART module 1 Clear To Send modem status input signal.
	U1DCD	1 11 35 52	I	TTL	UART module 1 Data Carrier Detect modem status input signal.
	U1DSR	47 53	I	TTL	UART module 1 Data Set Ready modem output control line.
	U1DTR	55 100	0	TTL	UART module 1 Data Terminal Ready modem status input signal.
	U1RI	97	_	TTL	UART module 1 Ring Indicator modem status input signal.
	U1RTS	54 61	0	TTL	UART module 1 Request to Send modem output control line.
	UlRx	10 12 23 26 66 92	I	TTL	UART module 1 receive.
	Ultx	11 13 22 27 67 91	0	TTL	UART module 1 transmit.
	U2Rx	10 19 92 98	I	TTL	UART module 2 receive.
	U2Tx	6 11 18 99	0	TTL	UART module 2 transmit.

Function	Pin Name	Pin Number	Pin Type	Buffer Type ^a	Description
USB	USB0DM	70	I/O	Analog	Bidirectional differential data pin (D- per USB specification).
	USB0DP	71	I/O	Analog	Bidirectional differential data pin (D+ per USB specification).
	USB0EPEN	19 24 34 72 83	0	TTL	Used in Host mode to control an external power source to supply power to the USB bus.
	USB0ID	66	I	Analog	This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is an A device and not pulled down is a B device).
	USB0PFLT	22 23 35 65 74 76 87	ı	TTL	Used in Host mode by an external power source to indicate an error state by that power source.
	USB0RBIAS	73	0	Analog	9.1-k Ω resistor (1% precision) used internally for USB analog circuitry.
	USB0VBUS	67	I/O	Analog	This signal is used during the session negotiation protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing.

a. The TTL designation indicates the pin is TTL-compatible.

Table 25-5. GPIO Pins and Alternate Functions

GPIO	Pin	enc=1	enc=2	enc=3	enc=4	enc=5	enc=6	enc=7	enc=8	enc=9	enc=10	enc=11
PA0	26	U0Rx	-	-	-	-	-	-	I2C1SCL	UlRx	-	-
PA1	27	UOTx	-	-	-	-	-	-	I2C1SDA	UlTx	-	-
PA2	28	SSI0Clk	-	-	PWM4	-	-	-	-	I2S0RXSD	-	-
PA3	29	SSI0Fss	-	-	PWM5	-	-	-	-	I2SORXMCLK	-	-
PA4	30	SSI0Rx	-	-	PWM6	CAN0Rx	-	-	-	I2SOTXSCK	-	-
PA5	31	SSI0Tx	-	-	PWM7	CAN0Tx	-	-	-	I2SOTXWS	-	-
PA6	34	I2C1SCL	CCP1	-	PWM0	PWM4	CAN0Rx	-	USB0EPEN	Ulcts	-	-
PA7	35	I2C1SDA	CCP4	-	PWM1	PWM5	CAN0Tx	CCP3	USB0PFLT	UldCd	-	-
PB0	66	CCP0	PWM2	-	-	U1Rx	-	-	-	-	-	-
PB1	67	CCP2	PWM3	-	CCP1	U1Tx	-	-	-	-	-	-
PB2	72	I2C0SCL	IDX0	-	CCP3	CCP0	-	-	USB0EPEN	-	-	-
PB3	65	I2C0SDA	Fault0	-	Fault3	-	-	-	USB0PFLT	-	-	-
PB4	92	-	-	-	U2Rx	CAN0Rx	IDX0	U1Rx	EPI0S23	-	-	-
PB5	91	C0o	CCP5	CCP6	CCP0	CAN0Tx	CCP2	U1Tx	EPI0S22	-	-	-
PB6	90	CCP1	CCP7	C0o	Fault1	IDX0	CCP5	-	-	I2SOTXSCK	-	-
PB7	89	-	-	-	NMI	-	-	-	-	-	-	-
PC0	80	-	-	TCK SWCLK	-	-	-	-	-	-	-	-

GPIO	Pin	enc=1	enc=2	enc=3	enc=4	enc=5	enc=6	enc=7	enc=8	enc=9	enc=10	enc=11
PC1	79	-	-	TMS SWDIO	-	-	-	-	-	-	-	-
PC2	78	-	-	TDI	-	-	-	-	-	-	-	-
PC3	77	-	-	TDO SWO	-	-	-	-	-	-	-	-
PC4	25	CCP5	PhA0	-	PWM6	CCP2	CCP4	-	EPI0S2	CCP1	-	-
PC5	24	CCP1	C10	C0o	Fault2	CCP3	USB0EPEN	-	EPI0S3	-	-	-
PC6	23	CCP3	PhB0	C2o	PWM7	U1Rx	CCP0	USB0PFLT	EPI0S4	-	-	-
PC7	22	CCP4	PhB0	-	CCP0	U1Tx	USB0PFLT	C1o	EPI0S5	-	-	-
PD0	10	PWM0	CAN0Rx	IDX0	U2Rx	U1Rx	CCP6	-	I2SORXSCK	U1CTS	-	-
PD1	11	PWM1	CAN0Tx	PhA0	U2Tx	U1Tx	CCP7	-	I2SORXWS	U1DCD	CCP2	PhB1
PD2	12	U1Rx	CCP6	PWM2	CCP5	-	-	-	EPI0S20	-	-	-
PD3	13	U1Tx	CCP7	PWM3	CCP0	-	-	-	EPI0S21	-	-	-
PD4	97	CCP0	CCP3	-	-	-	-	-	I2S0RXSD	U1RI	EPI0S19	-
PD5	98	CCP2	CCP4	-	-	-	-	-	I2SORXMCLK	U2Rx	EPI0S28	-
PD6	99	Fault0	-	-	-	-	-	-	I2SOTXSCK	U2Tx	EPI0S29	-
PD7	100	IDX0	C0o	CCP1	-	-	-	-	I2SOTXWS	U1DTR	EPI0S30	-
PE0	74	PWM4	SSI1Clk	CCP3	-	-	-	-	EPIOS8	USB0PFLT	-	-
PE1	75	PWM5	SSI1Fss	Fault0	CCP2	CCP6	-	-	EPI0S9	-	-	-
PE2	95	CCP4	SSI1Rx	PhB1	PhA0	CCP2	-	-	EPI0S24	-	-	-
PE3	96	CCP1	SSI1Tx	PhA1	PhB0	CCP7	-	-	EPI0S25	-	-	-
PE4	6	CCP3	-	-	Fault0	U2Tx	CCP2	-	-	I2SOTXWS	-	-
PE5	5	CCP5	-	-	-	-	-	-	-	I2SOTXSD	-	-
PE6	2	PWM4	C1o	-	-	-	-	-	-	U1CTS	-	-
PE7	1	PWM5	C20	-	-	-	-	-	-	U1DCD	-	-
PF0	47	CAN1Rx	PhB0	PWM0	-	-	-	-	I2SOTXSD	U1DSR	-	-
PF1	61	CAN1Tx	IDX1	PWM1	-	-	-	-	I2SOTXMCLK	U1RTS	CCP3	-
PF2	60	LED1	PWM4	-	PWM2	-	-	-	-	SSI1Clk	-	-
PF3	59	LED0	PWM5	-	PWM3	-	-	-	-	SSI1Fss	-	-
PF4	42	CCP0	C00	-	Fault0	-	-	-	EPI0S12	SSI1Rx	-	-
PF5	41	CCP2	C1o	-	-	-	-	-	EPIOS15	SSI1Tx	-	-
PG0	19	U2Rx	PWM0	I2C1SCL	PWM4	-	-	USB0EPEN	EPIOS13	-	-	-
PG1	18	U2Tx	PWM1	I2C1SDA	PWM5	-	-	-	EPIOS14	-	-	-
PG7	36	PhB1	-	-	PWM7	-	-	-	CCP5	EPI0S31	-	-
РН0	86	CCP6	PWM2	-	-	-	-	-	EPI0S6	PWM4	-	-
PH1	85	CCP7	РWМ3	-	-	-	-	-	EPI0S7	PWM5	-	-
PH2	84	IDX1	C1o	-	Fault3	-	-	-	EPI0S1	-	-	-
РН3	83	PhB0	Fault0	-	USB0EPEN	-	-	-	EPI0S0	-	-	-
PH4	76	-	-	-	USB0PFLT	-	-	-	EPIOS10	-	-	SSI1Clk
PH5	63	-	-	-	-	-	-	-	EPIOS11	-	Fault2	SSI1Fss
РНб	62	-	-	-	-	-	-	-	EPI0S26	-	PWM4	SSI1Rx
PH7	15	-	-	-	-	-	-	-	EPI0S27	-	PWM5	SSI1Tx

26 Operating Characteristics

Table 26-1. Temperature Characteristics

Characteristic ^a	Symbol	Value	Unit
Industrial operating temperature range	T _A	-40 to +85	°C

a. Maximum storage temperature is 150°C.

Table 26-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) ^a	Θ_{JA}	34	°C/W
Average junction temperature ^b	T _J	$T_A + (P_{AVG} \cdot \Theta_{JA})$	°C

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator.

Table 26-3. ESD Absolute Maximum Ratings

Parameter Name	Min	Nom	Max	Unit
V _{ESDHBM}				٧
V _{ESDCDM}				V

b. Power dissipation is a function of temperature.

Electrical Characteristics 27

27.1 **DC Characteristics**

27.1.1 **Maximum Ratings**

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

The device is not guaranteed to operate properly at the maximum ratings.

Table 27-1. Maximum Ratings

Parameter	Parameter Name	Va	Value	
	a	Min	Max	
V _{DD}	I/O supply voltage (V _{DD})	0	4	٧
V _{DDA}	Analog supply voltage (V _{DDA})	0	4	V
V _{IN}	Input voltage	-0.3	5.5	V
I	Maximum current per output pins	-	25	mA

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or VDD).

27.1.2 **Recommended DC Operating Conditions**

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the VOI value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package with the total number of high-current GPIO outputs not exceeding four for the entire package.

Table 27-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{DD}	I/O supply voltage	3.0	3.3	3.6	V
V_{DDA}	Analog supply voltage	3.0	3.3	3.6	V
V _{DDC} ^a	Core supply voltage	1.08	1.2	1.32	V
V _{REFA}	External voltage reference for ADC	pending ^b	3.0 ^{cd}	pending b	V
V _{IH}	High-level input voltage	2.0	-	5.0	V
V _{IL}	Low-level input voltage	-0.3	-	1.3	V
V _{SIH}	High-level input voltage for Schmitt trigger inputs	0.8 * V _{DD}	-	V _{DD}	V
V _{SIL}	Low-level input voltage for Schmitt trigger inputs	0	-	0.2 * V _{DD}	V
V _{OH} ^e	High-level output voltage	2.4	-	-	V
V _{OL} ^a	Low-level output voltage	-	-	0.4	V

Parameter	Parameter Name	Min	Nom	Max	Unit	
I _{OH}	High-level source current, V _{OH} =2.4 V					
	2-mA Drive	2.0	-	-	mA	
	4-mA Drive	4.0	-	-	mA	
	8-mA Drive	8.0	-	-	mA	
I _{OL}	Low-level sink current, V _{OL} =0.4 V					
	2-mA Drive	2.0	-	-	mA	
	4-mA Drive	4.0	-	-	mA	
	8-mA Drive	8.0	-	-	mA	

a. V_{DDC} is supplied from the output of the LDO.

- b. Pending characterization completion.
- c. Ground is always used as the reference level for the minimum conversion value.
- d. Care must be taken to supply a reference voltage of acceptable quality.
- e. $\rm V_{OL}$ and $\rm V_{OH}$ shift to 1.2 V when using high-current GPIOs.

27.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 27-3. LDO Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
C _{LDO}	External filter capacitor size for internal power supply	1.0	-	3.0	μF
V_{LDO}	LDO output voltage	1.08	1.2	1.32	٧

27.1.4 Flash Memory Characteristics

Table 27-4. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE _{CYC}	Number of guaranteed mass program/erase cycles before failure ab	15,000	pending ^c	-	cycles
T _{RET}	Data retention at average operating temperature of 125°C	20	-	-	years
T _{PROG}	Word program time	-	-	1	ms
T _{BPROG}	Buffer program time	-	-	1	ms
T _{ERASE}	Page erase time	-	-	16	ms
T _{ME}	Mass erase time	-	-	16	ms

a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

27.1.5 **GPIO Module Characteristics**

Table 27-5. GPIO Module DC Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
R_{GPIOPU}	GPIO internal pull-up resistor	50	-	110	kΩ
R_{GPIOPD}	GPIO internal pull-down resistor	55	-	180	kΩ

b. Caution should be used when performing block erases, as repeated block erases can shorten the number of guaranteed erase cycles.

c. Pending characterization completion.

27.1.6 USB Module Characteristics

The Stellaris[®] USB controller DC electrical specifications are compliant with the "Universal Serial Bus Specification Rev. 2.0" (full-speed and low-speed support) and the "On-The-Go Supplement to the USB 2.0 Specification Rev. 1.0". Some components of the USB system are integrated within the LM3S9B95 microcontroller and specific to the Stellaris[®] microcontroller design. An external component resistor is needed as specified in Table 27-6.

Table 27-6. USB Controller DC Characteristics

Parameter	Parameter Name	Value	Unit
R _{UBIAS}	Value of the pull-down resistor on the USBORBIAS pin	9.1K ± 1 %	Ω

27.1.7 Ethernet Controller Characteristics

Table 27-7. Ethernet Controller DC Characteristics

Parameter	Parameter Name	Value	Unit
R _{EBIAS}	Value of the pull-down resistor on the ERBIAS pin	12.4K ± 1 %	Ω

27.1.8 Current Specifications

This section provides information on typical and maximum power consumption under various conditions.

27.1.8.1 Nominal and Maximum Current Specifications

The current measurements specified in the table that follows are run on the core processor using SRAM with the following specifications (except as noted):

- $V_{DD} = 3.3 \text{ V}$
- V_{DDC} = 1.2 V
- V_{DDA} = 3.3 V
- Temperature = 25°C
- Clock Source (MOSC) =3.579545 MHz Crystal Oscillator
- Main oscillator (MOSC) = enabled
- Precision Internal oscillator (PIOSC) = disabled

Important: The next 2 tables should be filled in for all of the following situations:

- MOSC (from a crystal) 16 MHz, 12 MHz, 8 MHz, and 3.579545 MHz
- PIOSC SYSDIV=1, 2, 4
- MOSC (from a crystal) with PLL 100 MHz, 80 MHz, SYSDIV = 8, 64
- PIOSC with PLL 100 MHz, 80 MHz, SYSDIV = 8, 64
- 4.19 MHz HIB clock with PLL 100 MHz 80 MHz, SYSDIV = 8, 64

Table 27-8. Detailed Current Specifications

Parameter	Parameter Name	Conditions	3.3 V V _{DD} , V _{DDA}		Unit
			Nom	Max	
I _{DD_RUN}	Run mode 1 (Flash loop)	V _{DD} = 3.3 V	pending	pendinga	mA
		Code= while(1){} executed in Flash			
		Peripherals = All ON			
		System Clock = 50 MHz (with PLL)			
	Run mode 2 (Flash loop)	V _{DD} = 3.3 V	pendinga	pendinga	mA
		Code= while(1){} executed in Flash			
		Peripherals = All OFF			
		System Clock = 50 MHz (with PLL)			
	Run mode 1 (SRAM loop)	V _{DD} = 3.3 V	pendinga	pendinga	mA
		Code= while(1){} executed in SRAM			
		Peripherals = All ON			
		System Clock = 50 MHz (with PLL)			
	Run mode 2 (SRAM loop)	V _{DD} = 3.3 V	pending ^a	pendinga	mA
		Code= while(1){} executed in SRAM			
		Peripherals = All OFF			
		System Clock = 50 MHz (with PLL)			
I _{DD_SLEEP}	Sleep mode	V _{DD} = 3.3 V	pending ^a	pendinga	mA
		Peripherals = All OFF			
		System Clock = 50 MHz (with PLL)			
I _{DD_DEEPSLEEP}	Deep-Sleep mode	LDO = 2.25 V	pendinga	pendinga	mA
		Peripherals = All OFF			
		System Clock = IOSC30KHZ/64			

a. Pending characterization completion.

27.1.8.2 Typical Current Consumption vs. Frequency

Figure 27-1 on page 998 shows how typical current when running out of Flash memory varies with frequency. Data is provided across frequency for all peripherals on and all peripherals off. The microcontroller is clocked by MOSC using the PLL.

Figure 27-1. Typical Current Across Frequency

Pending

27.1.8.3 Typical Current Consumption vs. Temperature

Figure 27-2 on page 999 shows how typical current varies across temperature when running out of Flash memory varies with frequency. Data is provided for all peripherals off. The microcontroller is clocked by MOSC using the PLL.

Figure 27-2. Typical Current Across Temperature

Pending

27.1.8.4 Typical Peripheral Current Consumption

The current consumption of the on-chip peripherals is given in . Data is provided for the following conditions:

- I/O pins are in input mode with a static value at V_{DD} or ground and no load.
- All peripherals are not clocked except for the peripheral listed.
- Specified temperature and voltage

Table 27-9. Typical Peripheral Current Consumption


Peripheral	Current	Unit

27.2 AC Characteristics

27.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements.

Figure 27-3. Load Conditions



27.2.2 Clocks

The following sections provide specifications on the various clock sources and mode.

27.2.2.1 PLL Specifications

The following tables provide specifications for using the PLL.

Table 27-10. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{REF_XTAL}	Crystal reference ^a	3.579545	-	16.384	MHz
f _{REF_EXT}	External clock reference ^a	3.579545	-	16.384	MHz
f _{PLL}	PLL frequency ^b	-	400	-	MHz
T _{READY}	PLL lock time	0.562 ^c	-	1.38 ^d	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the **Run-Mode Clock Configuration** (**RCC**) register.

Table 27-11 on page 1000 shows the actual frequency of the PLL based on the crystal frequency used (defined by the XTAL field in the **RCC** register).

Table 27-11. Actual PLL Frequency

XTAL	Crystal Frequency (MHz)	PLL Frequency (MHz)	Error
0x04	3.5795	400.904	0.0023%
0x05	3.6864	398.1312	0.0047%
0x06	4.0	400	-
0x07	4.096	401.408	0.0035%
0x08	4.9152	398.1312	0.0047%
0x09	5.0	400	-
0x0A	5.12	399.36	0.0016%
0x0B	6.0	400	-
0x0C	6.144	399.36	0.0016%
0x0D	7.3728	398.1312	0.0047%
0x0E	8.0	400	0.0047%
0x0F	8.192	398.6773333	0.0033%
0x10	10.0	400	-
0x11	12.0	400	-

b. PLL frequency is automatically calculated by the hardware based on the \mathtt{XTAL} field of the RCC register.

c. Using a 16.384-MHz crystal

d. Using 3.5795-MHz crystal

XTAL	Crystal Frequency (MHz)	PLL Frequency (MHz)	Error
0x12	12.288	401.408	0.0035%
0x13	13.56	397.76	0.0056%
0x14	14.318	400.90904	0.0023%
0x15	16.0	400	-
0x16	16.384	404.1386667	0.010%

27.2.2.2 PIOSC Specifications

Table 27-12. PIOSC Clock Characteristics

Parameter	Parameter Name	Min	Max	Unit
f _{PIOSC}	Internal 16-MHz precision oscillator frequency variance, factory calibrated at 25 $^{\circ}\text{C}^{\text{a}}$	-	±1%	-

a. Variance is ±3% across temperature.

27.2.2.3 Internal 30-kHz Oscillator Specifications

Table 27-13. 30-kHz Clock Characteristics

			Nom		
f _{IOSC30KHZ}	Internal 30-KHz oscillator frequency	15	30	45	KHz

27.2.2.4 Main Oscillator Specifications

Table 27-14. Main Oscillator Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max - 80 MHz	Max - 100 MHz	Unit
f _{MOSC}	Main oscillator frequency	1	-	16.384	16.384	MHz
t _{MOSC_PER}	Main oscillator period	61	-	1000	1000	ns
t _{MOSC_SETTLE}	Main oscillator settling time	17.5	-	20	20	ms
f _{REF_XTAL_BYPASS}	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	16.384	16.384	MHz
f _{REF_EXT_BYPASSS}	External clock reference (PLL in BYPASS mode) ^a	0	-	80	100	MHz

a. The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source to operate properly.

Table 27-15. MOSC Oscillator Input Characteristics

Name		Value					Condition
Frequency	16	12	8	6	4	3.5	MHz
Frequency tolerance	±100	±100	±100	±100	±100	±100	PPM
Oscillation mode	parallel	parallel	parallel	parallel	parallel	parallel	-
Equivalent series resistance (max)	70	90	120	160	200	220	Ω
Load capacitance	16	16	16	16	16	16	pF
Drive level (typ)	100	100	100	100	100	100	μw


27.2.3 JTAG and Boundary Scan

Table 27-16. JTAG Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J1	f _{TCK}	TCK operational clock frequency	0	-	10	MHz
J2	t _{TCK}	TCK operational clock period	100	-	-	ns
J3	t _{TCK_LOW}	TCK clock Low time	-	t _{TCK}	-	ns
J4	t _{TCK_HIGH}	TCK clock High time	-	t _{TCK}	-	ns
J5	t _{TCK_R}	TCK rise time	pending ^a	-	pendinga	ns
J6	t _{TCK_F}	TCK fall time	pendinga	-	pendinga	ns
J7	t _{TMS_SU}	TMS setup time to TCK rise	20	-	-	ns
J8	t _{TMS_HLD}	TMS hold time from TCK rise	20	-	-	ns
J9	t _{TDI_SU}	TDI setup time to TCK rise	25	-	-	ns
J10	t _{TDI_HLD}	TDI hold time from TCK rise	25	-	-	ns
J11	TCK fall to Data Valid from High-Z	2-mA drive	-	23	35	ns
t _{TDO_ZDV}		4-mA drive]	15	26	ns
_		8-mA drive]	14	25	ns
		8-mA drive with slew rate control		18	29	ns
J12	TCK fall to Data Valid from Data Valid	2-mA drive	-	21	35	ns
t _{TDO_DV}		4-mA drive		14	25	ns
_		8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns
J13	TCK fall to High-Z from Data Valid	2-mA drive	-	9	11	ns
t _{TDO_DVZ}		4-mA drive]	7	9	ns
		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns

a. Pending characterization completion.

Figure 27-4. JTAG Test Clock Input Timing






Figure 27-5. JTAG Test Access Port (TAP) Timing

27.2.4 Reset

Table 27-17. Reset Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	V _{TH}	Reset threshold	-	2.0	-	V
R2	V _{BTH}	Brown-Out threshold	2.85	2.9	2.95	V
R3	T _{POR}	Power-On Reset timeout	-	10	-	ms
R4	T _{BOR}	Brown-Out timeout	-	500	-	μs
R5	T _{IRPOR}	Internal reset timeout after POR	-	-	95	system clocks
R6	T _{IRBOR}	Internal reset timeout after BOR	-	-	7	system clocks
R7	T _{IRHWR}	Internal reset timeout after hardware reset (RST pin)	-	-	7	system clocks
R8	T _{IRSWR}	Internal reset timeout after software-initiated system reset	-	-	16	system clocks
R9	T _{IRWDR}	Internal reset timeout after watchdog reset	-	-	16	system clocks
R10	T _{IRMFR}	Internal reset timeout after MOSC failure reset	-	-	32	system clocks
R11	T _{VDDRISE}	Supply voltage (V _{DD}) rise time (0V-3.3V)	-	-	100	ms
R12	T _{MIN}	Minimum RST pulse width	2	-	-	μs

Figure 27-6. External Reset Timing (RST)




Figure 27-7. Power-On Reset Timing




Figure 27-8. Brown-Out Reset Timing




Figure 27-9. Software Reset Timing




Figure 27-10. Watchdog Reset Timing





Figure 27-11. MOSC Failure Reset Timing



27.2.5 General-Purpose I/O (GPIO)

Note: All GPIOs are 5-V tolerant.

Table 27-18. GPIO Characteristics

Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
t _{GPIOR}	GPIO Rise Time (from 20% to 80% of V _{DD})	2-mA drive	-	14	20	ns
		4-mA drive		7	10	ns
		8-mA drive		4	5	ns
		8-mA drive with slew rate control		6	8	ns
t _{GPIOF}	GPIO Fall Time (from 80% to 20% of V _{DD})	2-mA drive	-	14	21	ns
		4-mA drive		7	11	ns
		8-mA drive		4	6	ns
		8-mA drive with slew rate control		6	8	ns

27.2.6 External Peripheral Interface (EPI)

Table 27-19. EPI Characteristics^a

Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
t _{EPIR}	EPI Rise Time (from 20% to 80% of V _{DD})	2-mA drive	-	3.3	4.4	ns
		4-mA drive		1.6	2.3	ns
		8-mA drive		1.1	1.5	ns
		8-mA drive with slew rate control		2.6	3.0	ns
t _{EPIF}	EPI Fall Time (from 80% to 20% of V _{DD})	2-mA drive	-	3.1	4.8	ns
		4-mA drive		1.8	2.7	ns
		8-mA drive		1.5	2.3	ns
		8-mA drive with slew rate control		2.3	3.4	ns

a. Load conditions when using EPI: C_L is 8 pF.




Figure 27-12. SDRAM Initialization and Load Mode Register Timing

Notes:

If CS is high at clock high time, all applied commands are NOP.
 The **Mode** register may be loaded prior to the auto refresh cycles if desired.
 JEDEC and PC100 specify three clocks.

Don't Care

4. Outputs are guaranteed High-Z after command is issued.




Figure 27-13. SDRAM Read Command Timing




Figure 27-14. SDRAM Write Command Timing




Figure 27-15. SDRAM Write Burst Timing




Figure 27-16. SDRAM Precharge Command Timing




Figure 27-17. SDRAM CAS Latency Timing






Figure 27-18. SDRAM Active Row Bank Timing






Note: Tsu = Thld = 1 baud clock period

Figure 27-20. General-Purpose Mode Read Timing



Note: Tsu = Thld = 1 baud clock period

Figure 27-21. General-Purpose Mode Write Timing



Note: Tsu = Thld = 1 baud clock period

27.2.7 Analog-to-Digital Converter

Table 27-20. ADC Characteristics^a

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{ADCIN}	Maximum single-ended, full-scale analog input voltage	pending ^b	pendingb	pendingb	V
	Minimum single-ended, full-scale analog input voltage	pendingb	pendingb	pendingb	V
	Maximum differential, full-scale analog input voltage	pendingb	pendingb	pendingb	V
	Minimum differential, full-scale analog input voltage	pendingb	pendingb	pendingb	V
C _{ADCIN}	Equivalent input capacitance	pendingb	pendingb	pendingb	pF
N	Resolution	pendingb	pendingb	pendingb	bits
f _{ADC}	ADC internal clock frequency	pending ^b	pendingb	pendingb	MHz

Parameter	Parameter Name	Min	Nom	Max	Unit
t _{ADCCONV}	Conversion time	pendingb	pendingb	pendingb	t _{ADC} cycles ^d
f _{ADCCONV}	Conversion rate	pendingb	pendingb	pendingb	k samples/s
INL	Integral nonlinearity	pendingb	pendingb	pendingb	LSB
DNL	Differential nonlinearity	pendingb	pendingb	pendingb	LSB
OFF	Offset	pendingb	pendingb	pendingb	LSB
GAIN	Gain	pendingb	pendingb	pendingb	LSB


a. The ADC reference voltage is 3.0 V. This reference voltage is internally generated from the 3.3 VDDA supply by a band gap circuit.

27.2.8 Synchronous Serial Interface (SSI)

Table 27-21. SSI Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t _{CLK_PER}	SSIC1k cycle time	2	-	65024	system clocks
S2	t _{CLK_HIGH}	SSIC1k high time	-	0.5	-	t clk_per
S3	t _{CLK_LOW}	SSIC1k low time	-	0.5	-	t clk_per
S4	t _{CLKRF}	SSIC1k rise/fall time	-	7.4	26	ns
S5	t _{DMD}	Data from master valid delay time	0	-	20	ns
S6	t _{DMS}	Data from master setup time	20	-	-	ns
S7	t _{DMH}	Data from master hold time	40	-	-	ns
S8	t _{DSS}	Data from slave setup time	20	-	-	ns
S9	t _{DSH}	Data from slave hold time	40	-	-	ns

Figure 27-22. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement



b. Pending characterization completion.

c. The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source to operate properly.

d. t_{ADC} = 1/ $f_{ADC \ clock}$






Figure 27-23. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer

Figure 27-24. SSI Timing for SPI Frame Format (FRF=00), with SPH=1



27.2.9 Inter-Integrated Circuit (I²C) Interface

Figure 27-25. I²C Timing



27.2.10 Inter-Integrated Circuit Sound (I²S) Interface

Table 27-22. I2S Master Clock (Receive and Transmit)

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
M1	t _{MCLK_PER}	Cycle time	pending ^a	pendinga	pendinga	ns
M2	t _{MCLKRF}	Rise/fall time	pendinga	pendinga	pendinga	ns
M3	t _{MCLK_HIGH}	High time	pendinga	pendinga	pendinga	ns
M4	t _{MCLK_LOW}	Low time	pendinga	pendinga	pendinga	ns
M5	t _{MDC}	Duty cycle	pendinga	pendinga	pendinga	ns
M6	t _{MJITTER}	Jitter	pendinga	pendinga	pendinga	ns

a. Pending characterization completion.

Table 27-23. I2S Slave Clock (Receive and Transmit)

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
M7	t _{SCLK_PER}	Cycle time	pending ^a	pendinga	pendinga	ns
M8	t _{SCLK_HIGH}	High time	pendinga	pendinga	pendinga	ns
M9	t _{SCLK_LOW}	Low time	pendinga	pendinga	pendinga	ns
M10	t _{SDC}	Duty cycle	pendinga	pendinga	pending ^a	ns

a. Pending characterization completion.

Table 27-24. I2S Master Mode

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
M11	t _{MFALL}	SCK fall to WS valid	pending ^a	pendinga	pendinga	ns
M12	t _{MRISE}	SCK rise to TXSD valid	pendinga	pendinga	pendinga	ns
M13	t _{MRXSD}	RXSD setup time to SCK rise	pendinga	pendinga	pendinga	ns
M14	t _{MTXSD}	RXSD hold time to SCK rise	pendinga	pendinga	pendinga	ns

a. Pending characterization completion.

Table 27-25. I2S Slave Mode

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
M15	t _{SCLK_PER}	Cycle time	pendinga	pendinga	pendinga	ns
M16	t _{SCLK_HIGH}	High time	pendinga	pendinga	pendinga	ns
M17	t _{SCLK_LOW}	Low time	pendinga	pendinga	pendinga	ns
M18	t _{SDC}	Duty cycle	pendinga	pendinga	pendinga	ns
M19	t _{SSETUP}	WS setup time to SCK fall	pending ^a	pending b	pending ^a	ns
M20	t _{SHOLD}	WS hold time to SCK fall	pending ^a	pending	pending ^a	ns
M21	t _{SRISE}	SCK rise to TXSD valid	pendinga	pendinga	pendinga	ns
M22	t _{SRXSD}	RXSD setup time to SCK rise	pendinga	pendinga	pendinga	nst
M23	t _{STXSD}	RXSD hold time to SCK rise	pendinga	pendinga	pendinga	ns

a. Pending characterization completion.

b. Pending characterization completion.

c. Pending characterization completion.

27.2.11 Ethernet Controller

Table 27-26. 100BASE-TX Transmitter Characteristics^a

Parameter Name	Min	Nom	Max	Unit
Peak output amplitude	950	-	1050	mVpk
Output amplitude symmetry	98	-	102	%
Output overshoot	-	-	5	%
Rise/Fall time	3	-	5	ns
Rise/Fall time imbalance	-	-	500	ps
Duty cycle distortion	-	-	-	ps
Jitter	-	-	1.4	ns

a. Measured at the line side of the transformer.

Table 27-27. 100BASE-TX Transmitter Characteristics (informative)^a

Parameter Name	Min	Nom	Max	Unit
Return loss	16	-	-	dB
Open-circuit inductance	350	-	-	μΗ

a. The specifications in this table are included for information only. They are mainly a function of the external transformer and termination resistors used for measurements.

Table 27-28, 100BASE-TX Receiver Characteristics

Parameter Name	Min	Nom	Max	Unit
Signal detect assertion threshold	600	700	-	mVppd
Signal detect de-assertion threshold	350	425	-	mVppd
Differential input resistance	-	3.6	-	kΩ
Jitter tolerance (pk-pk)	4	-	-	ns
Baseline wander tracking	-80	-	+80	%
Signal detect assertion time	-	-	1000	μs
Signal detect de-assertion time	-	-	4	μs

Table 27-29, 10BASE-T Transmitter Characteristics^a

Parameter Name	Min	Nom	Max	Unit
Peak differential output signal	2.2	-	2.7	٧
Harmonic content	27	-	-	dB
Link pulse width	-	100	-	ns
Start-of-idle pulse width	-	300	-	ns
		350		

a. The Manchester-encoded data pulses, the link pulse and the start-of-idle pulse are tested against the templates and using the procedures found in Clause 14 of *IEEE 802.3*.

Table 27-30. 10BASE-T Transmitter Characteristics (informative)^a

Parameter Name	Min	Nom	Max	Unit
Output return loss	15	-	-	dB
Output impedance balance	29-17log(f/10)	-	-	dB

Parameter Name	Min	Nom	Max	Unit
Peak common-mode output voltage	-	-	50	mV
Common-mode rejection	-	-	100	mV
Common-mode rejection jitter	-	-	1	ns

a. The specifications in this table are included for information only. They are mainly a function of the external transformer and termination resistors used for measurements.

Table 27-31. 10BASE-T Receiver Characteristics

Parameter Name	Min	Nom	Max	Unit
Jitter tolerance (pk-pk)	30	26	-	ns
Input squelched threshold	340	440	540	mVppd
Differential input resistance	-	3.6	-	kΩ
Common-mode rejection	25	-	-	V

Table 27-32. Isolation Transformers^a

Name	Value	Condition
Turns ratio	1 CT : 1 CT	+/- 5%
Open-circuit inductance	350 uH (min)	@ 10 mV, 10 kHz
Leakage inductance	0.40 uH (max)	@ 1 MHz (min)
Inter-winding capacitance	25 pF (max)	
DC resistance	0.9 Ohm (max)	
Insertion loss	0.4 dB (typ)	0-65 MHz
HIPOT	1500	Vrms

a. Two simple 1:1 isolation transformers are required at the line interface. Transformers with integrated common-mode chokes are recommended for exceeding FCC requirements. This table gives the recommended line transformer characteristics.

Note: The 100Base-TX amplitude specifications assume a transformer loss of 0.4 dB.

Table 27-33. Ethernet Reference Crystal

Name	Value	Condition
Frequency	25.00000	MHz
Frequency tolerance	±100	PPM
Aging	±2	PPM/yr
Temperature stability (-40° to 85°)	±5	PPM
Oscillation mode	Parallel resonance, fundamental mode	
Parameters at 25° C ±2° C; Drive level = 0.5 mW		
Drive level (typ)	50-100	μW
Shunt capacitance (max)	10	pF
Motional capacitance (min)	10	fF
Serious resistance (max)	60	Ω
Spurious response (max)	> 5 dB below main within 500 kHz	




Figure 27-26. External XTLP Oscillator Characteristics

Table 27-34. External XTLP Oscillator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
XTLN _{ILV}	XTLN Input Low Voltage	-	-	0.8	-
XTLP _F	XTLP Frequency ^a	-	25.0	-	-
T _{CLKPER}	XTLP Period ^b	-	40	-	-
XTLP _{DC}	XTLP Duty Cycle	40	-	60	%
		40		60	
T _r , T _f	Rise/Fall Time	-	-	4.0	ns
	Absolute Jitter	-	-	0.1	ns

a. IEEE 802.3 frequency tolerance ±50 ppm.

27.2.12 Universal Serial Bus (USB) Controller

The Stellaris[®] USB controller AC electrical specifications are compliant with the "Universal Serial Bus Specification Rev. 2.0" (full-speed and low-speed support) and the "On-The-Go Supplement to the USB 2.0 Specification Rev. 1.0".

27.2.13 Analog Comparator

Table 27-35. Analog Comparator Characteristics

Parameter	arameter Parameter Name		Nom	Max	Unit
V _{os}	Input offset voltage	-	±10	±25	mV
V _{CM}	Input common mode voltage range	0	-	V _{DD} -1.5	٧
C _{MRR}	Common mode rejection ratio	50	-	-	dB
T _{RT}	Response time	-	-	1	μs
T _{MC}	Comparator mode change to Output Valid	-	-	10	μs


b. IEEE 802.3 frequency tolerance ±50 ppm.

Table 27-36. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
R _{HR}	Resolution high range	-	V _{DD} /31	-	LSB
R _{LR}	Resolution low range	-	V _{DD} /23	-	LSB
A _{HR}	Absolute accuracy high range	-	-	±1/2	LSB
A _{LR}	Absolute accuracy low range	-	-	±1/4	LSB

28 Package Information

Figure 28-1. 100-Pin LQFP Package



Note: The following notes apply to the package drawing.

- 1. All dimensions shown in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length 'L' is measured at gage plane 0.25 mm above seating plane.

Body +2.00 mm Footprint, 1.4 mm package thickness				
Symbols	Leads	100L		
А	Max.	1.60		
A ₁	-	0.05 Min./0.15 Max.		
A ₂	±0.05	1.40		
D	±0.20	16.00		
D ₁	±0.05	14.00		
E	±0.20	16.00		
E ₁	±0.05	14.00		
L	+0.15/-0.10	0.60		
е	Basic	0.50		
b	+0.05	0.22		
θ	-	0°-7°		
ddd	Max.	0.08		
ccc	Max.	0.08		
JEDEC Reference Drawing		MS-026		
Variation Designator		BED		

A Boot Loader

A.1 Boot Loader

The Stellaris[®] Boot Loader is executed from the ROM when flash is empty and is used to download code to the flash memory of a device without the use of a debug interface. The boot loader uses a simple packet interface to provide synchronous communication with the device. The boot loader runs off the internal oscillator and does not enable the PLL, so its speed is determined by the speed of the internal oscillator. The following serial interfaces can be used:

- UART0
- SSI0
- I²C0
- Ethernet

For simplicity, both the data format and communication protocol are identical for all serial interfaces. See the *Stellaris*[®] *Boot Loader User's Guide* for information on the boot loader software.

A.2 Interfaces

Once communication with the boot loader is established via one of the serial interfaces, that interface is used until the boot loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the boot loader via the UART are disabled until the device is reset.

A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the boot loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the internal oscillator frequency of the board that is running the boot loader (which is at least 8.4 MHz, providing support for up to 262,500 baud). This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris[®] device which is calculated as follows:

```
Max Baud Rate = System Clock Frequency / 16
```

In order to determine the baud rate, the boot loader needs to determine the relationship between the internal oscillator and the baud rate. This is enough information for the boot loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the boot loader two bytes that are both 0x55. This generates a series of pulses to the boot loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The boot loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the boot loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the

boot loader should be calculated as at least 2*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2*(20/115200) or 0.35 ms.

A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 573 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the internal oscillator frequency of the board running the boot loader (which is at least 8.4 MHz, providing support for up to 700 KHz).. Since the host device is the master, the SSI on the boot loader device does not need to determine the clock as it is provided directly by the host.

A.2.3 $I^{2}C$

The Inter-Integrated Circuit (I^2C) port operates in slave mode with a slave address of 0x42. The I^2C port will work at both 100 KHz and 400 KHz I^2C clock frequency. Since the host device is the master, the I^2C on the boot loader device does not need to determine the clock as it is provided directly by the host.

A.2.4 Ethernet

(Pending)

A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
  unsigned char ucSize;
  unsigned char ucCheckSum;
  unsigned char Data[];
};
```

ucSize The first byte received holds the total size of the transfer including

the size and checksum bytes.

ucChecksum This holds a simple checksum of the bytes in the data buffer only.

The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].

Data This is the raw data intended for the device, which is formatted in

some form of command interface. There should be ucSize-2 bytes of data provided in this buffer to or from the device.

A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the boot loader command, COMMAND_SEND_DATA (see "COMMAND_SEND_DATA (0x24)" on page 1026).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet were valid, just that the packet was received correctly.

A.3.3 Receiving Packets

The boot loader sends a packet of data in the same format that it receives a packet. The boot loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the boot loader. Once the device communicating with the boot loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the boot loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the boot loader, as the boot loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the boot loader.

A.4 Commands

The next section defines the list of commands that can be sent to the boot loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

A.4.1 COMMAND PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

```
Byte[0] = 0x03;
Byte[1] = checksum(Byte[2]);
Byte[2] = COMMAND PING;
```

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the boot loader.

A.4.2 COMMAND_DOWNLOAD (0x21)

This command is sent to the boot loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should

be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the boot loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

A.4.3 COMMAND_RUN (0x22)

This command is used to tell the boot loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the boot loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

A.4.4 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the boot loader knows that the data has been read.

```
Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS
```

A.4.5 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. For packets which do not contain the final portion of the downloaded data, a multiple of four bytes should always be transferred. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND_GET_STATUS to ensure that the data was successfully programmed into the flash. If the boot loader sends a NAK to this command, the boot loader does not increment the

current address to allow retransmission of the previous data. The following example shows a COMMAND SEND DATA packet with 8 bytes of packet data:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

A.4.6 COMMAND RESET (0x25)

This command is used to tell the boot loader device to reset. Unlike the COMMAND_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the boot loader if a critical error occurs and the host device wants to restart communication with the boot loader.

```
Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET
```

The boot loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the boot loader. This allows the host to know that the command was received successfully and the part will be reset.

B ROM DriverLib Functions

B.1 DriverLib Functions Included in the Integrated ROM

The Stellaris[®] Peripheral Driver Library (DriverLib) APIs that are available in the integrated ROM of the Stellaris[®] family of devices are listed below. The detailed description of each function is available in the *Stellaris*[®] *ROM User's Guide*.

ROM_ADCHardwareOversampleConfigure

// Configures the hardware oversampling factor of the ADC.

ROM ADCIntClear

// Clears sample sequence interrupt source.

ROM ADCIntDisable

// Disables a sample sequence interrupt.

ROM ADCIntEnable

// Enables a sample sequence interrupt.

ROM ADCIntStatus

// Gets the current interrupt status.

ROM_ADCProcessorTrigger

// Causes a processor trigger for a sample sequence.

ROM_ADCSequenceConfigure

// Configures the trigger source and priority of a sample sequence.

ROM ADCSequenceDataGet

// Gets the captured data for a sample sequence.

ROM ADCSequenceDisable

// Disables a sample sequence.

ROM ADCSequenceEnable

// Enables a sample sequence.

ROM ADCSequenceOverflow

// Determines if a sample sequence overflow occurred.

ROM ADCSequenceOverflowClear

// Clears the overflow condition on a sample sequence.

ROM ADCSequenceStepConfigure

// Configure a step of the sample sequencer.

ROM ADCSequenceUnderflow

// Determines if a sample sequence underflow occurred.

ROM ADCSequenceUnderflowClear

// Clears the underflow condition on a sample sequence.

ROM_CANBitTimingGet

// Reads the current settings for the CAN controller bit timing.

ROM_CANBitTimingSet

// Configures the CAN controller bit timing.

ROM CANDisable

// Disables the CAN controller.

ROM CANEnable

// Enables the CAN controller.

ROM CANErrCntrGet

// Reads the CAN controller error counter register.

ROM CANInit

// Initializes the CAN controller after reset.

ROM CANIntClear

// Clears a CAN interrupt source.

ROM CANIntDisable

// Disables individual CAN controller interrupt sources.

ROM CANIntEnable

// Enables individual CAN controller interrupt sources.

ROM CANIntStatus

// Returns the current CAN controller interrupt status.

ROM_CANMessageClear

// Clears a message object so that it is no longer used.

ROM CANMessageGet

// Reads a CAN message from one of the message object buffers.

ROM CANMessageSet

// Configures a message object in the CAN controller.

ROM CANRetryGet

// Returns the current setting for automatic retransmission.

ROM_CANRetrySet

// Sets the CAN controller automatic retransmission behavior.

ROM CANStatusGet

// Reads one of the controller status registers.

ROM_ComparatorConfigure

// Configures a comparator.

ROM_ComparatorIntClear

// Clears a comparator interrupt.

ROM_ComparatorIntDisable

// Disables the comparator interrupt.

ROM ComparatorIntEnable

// Enables the comparator interrupt.

ROM ComparatorIntStatus

// Gets the current interrupt status.

ROM ComparatorRefSet

// Sets the internal reference voltage.

ROM ComparatorValueGet

// Gets the current comparator output value.

ROM_EthernetConfigGet

// Gets the current configuration of the Ethernet controller.

ROM_EthernetConfigSet

// Sets the configuration of the Ethernet controller.

ROM EthernetDisable

// Disables the Ethernet controller.

ROM EthernetEnable

// Enables the Ethernet controller for normal operation.

ROM EthernetInitExpClk

// Initializes the Ethernet controller for operation.

ROM EthernetIntClear

// Clears Ethernet interrupt sources.

ROM EthernetIntDisable

// Disables individual Ethernet interrupt sources.

ROM EthernetIntEnable

// Enables individual Ethernet interrupt sources.

ROM EthernetIntStatus

// Gets the current Ethernet interrupt status.

ROM_EthernetMACAddrGet

// Gets the MAC address of the Ethernet controller.

ROM EthernetMACAddrSet

// Sets the MAC address of the Ethernet controller.

ROM_EthernetPacketAvail

// Check for packet available from the Ethernet controller.

ROM_EthernetPacketGet

// Waits for a packet from the Ethernet controller.

ROM_EthernetPacketGetNonBlocking

// Receives a packet from the Ethernet controller.

ROM EthernetPacketPut

// Waits to send a packet from the Ethernet controller.

ROM EthernetPacketPutNonBlocking

// Sends a packet to the Ethernet controller.

ROM EthernetPHYRead

// Reads from a PHY register.

ROM EthernetPHYWrite

// Writes to the PHY register.

ROM_EthernetSpaceAvail

// Checks for packet space available in the Ethernet controller.

ROM FlashErase

// Erases a block of flash.

ROM FlashIntClear

// Clears flash controller interrupt sources.

ROM FlashIntDisable

// Disables individual flash controller interrupt sources.

ROM FlashIntEnable

// Enables individual flash controller interrupt sources.

ROM FlashIntGetStatus

// Gets the current interrupt status.

ROM FlashProgram

// Programs flash.

ROM FlashProtectGet

// Gets the protection setting for a block of flash.

ROM FlashProtectSave

// Saves the flash protection settings.

ROM_FlashProtectSet

// Sets the protection setting for a block of flash.

ROM FlashUsecGet

// Gets the number of processor clocks per micro-second.

ROM_FlashUsecSet

// Sets the number of processor clocks per micro-second.

ROM_FlashUserGet

// Gets the user registers.

ROM_FlashUserSave

// Saves the user registers.

ROM FlashUserSet

// Sets the user registers.

ROM GPIODirModeGet

// Gets the direction and mode of a pin.

ROM GPIODirModeSet

// Sets the direction and mode of the specified pin(s).

ROM GPIOIntTypeGet

// Gets the interrupt type for a pin.

ROM_GPIOIntTypeSet

// Sets the interrupt type for the specified pin(s).

ROM_GPIOPadConfigGet

// Gets the pad configuration for a pin.

ROM_GPIOPadConfigSet

// Sets the pad configuration for the specified pin(s).

ROM GPIOPinIntClear

// Clears the interrupt for the specified pin(s).

ROM GPIOPinIntDisable

// Disables interrupts for the specified pin(s).

ROM GPIOPinIntEnable

// Enables interrupts for the specified pin(s).

ROM GPIOPinIntStatus

// Gets interrupt status for the specified GPIO port.

ROM GPIOPinRead

// Reads the values present of the specified pin(s).

ROM GPIOPinTypeADC

// Configures pin(s) for use as analog-to-digital converter inputs.

ROM_GPIOPinTypeCAN

// Configures pin(s) for use as a CAN device.

ROM GPIOPinTypeComparator

// Configures pin(s) for use as an analog comparator input.

ROM_GPIOPinTypeGPIOInput

// Configures pin(s) for use as GPIO inputs.

ROM_GPIOPinTypeGPIOOutput

// Configures pin(s) for use as GPIO outputs.

ROM_GPIOPinTypeGPIOOutputOD

// Configures pin(s) for use as GPIO open drain outputs.

ROM GPIOPinTypeI2C

// Configures pin(s) for use by the I2C peripheral.

ROM GPIOPinTypePWM

// Configures pin(s) for use by the PWM peripheral.

ROM_GPIOPinTypeQEI

// Configures pin(s) for use by the QEI peripheral.

ROM_GPIOPinTypeSSI

// Configures pin(s) for use by the SSI peripheral.

ROM_GPIOPinTypeTimer

// Configures pin(s) for use by the Timer peripheral.

ROM_GPIOPinTypeUART

// Configures pin(s) for use by the UART peripheral.

ROM_GPIOPinTypeUSBDigital

// Configures pin(s) for use by the USB peripheral.

ROM GPIOPinWrite

// Writes a value to the specified pin(s).

ROM_I2CMasterBusBusy

// Indicates whether or not the I2C bus is busy.

ROM_I2CMasterBusy

// Indicates whether or not the I2C Master is busy.

ROM I2CMasterControl

// Controls the state of the I2C Master module.

ROM I2CMasterDataGet

// Receives a byte that has been sent to the I2C Master.

ROM I2CMasterDataPut

// Transmits a byte from the I2C Master.

ROM_I2CMasterDisable

// Disables the I2C master block.

ROM I2CMasterEnable

// Enables the I2C Master block.

ROM I2CMasterErr

// Gets the error status of the I2C Master module.

ROM_I2CMasterInitExpClk

// Initializes the I2C Master block.

ROM_I2CMasterIntClear

// Clears I2C Master interrupt sources.

ROM I2CMasterIntDisable

// Disables the I2C Master interrupt.

ROM I2CMasterIntEnable

// Enables the I2C Master interrupt.

ROM I2CMasterIntStatus

// Gets the current I2C Master interrupt status.

ROM I2CMasterSlaveAddrSet

// Sets the address that the I2C Master will place on the bus.

ROM I2CSlaveDataGet

// Receives a byte that has been sent to the I2C Slave.

ROM I2CSlaveDataPut

// Transmits a byte from the I2C Slave.

ROM I2CSlaveDisable

// Disables the I2C slave block.

ROM I2CSlaveEnable

// Enables the I2C Slave block.

ROM I2CSlaveInit

// Initializes the I2C Slave block.

ROM I2CSlaveIntClear

// Clears I2C Slave interrupt sources.

ROM I2CSlaveIntDisable

// Disables the I2C Slave interrupt.

ROM I2CSlaveIntEnable

// Enables the I2C Slave interrupt.

ROM I2CSlaveIntStatus

// Gets the current I2C Slave interrupt status.

ROM I2CSlaveStatus

// Gets the I2C Slave module status.

ROM IntDisable

// Disables an interrupt.

ROM_IntEnable

// Enables an interrupt.

ROM_IntMasterDisable

// Disables the processor interrupt.

ROM_IntMasterEnable

// Enables the processor interrupt.

ROM IntPriorityGet

// Gets the priority of an interrupt.

ROM IntPriorityGroupingGet

// Gets the priority grouping of the interrupt controller.

ROM IntPriorityGroupingSet

// Sets the priority grouping of the interrupt controller.

ROM IntPrioritySet

// Sets the priority of an interrupt.

ROM MPUDisable

// Disables the MPU for use.

ROM MPUEnable

// Enables and configures the MPU for use.

ROM MPURegionCountGet

// Gets the count of regions supported by th MPU.

ROM_MPURegionDisable

// Disables a specific region.

ROM MPURegionEnable

// Enables a specific region.

ROM_MPURegionGet

// Gets the current settings for a specific region.

ROM MPURegionSet

// Sets up the access rules for a specific region.

ROM PWMDeadBandDisable

// Disables the PWM dead band output.

ROM PWMDeadBandEnable

// Enables the PWM dead band output, and sets the dead band delays.

ROM_PWMFaultIntClear

// Clears the fault interrupt for a PWM module.

ROM PWMFaultIntClearExt

// Clears the fault interrupt for a PWM module.

ROM_PWMGenConfigure

// Configures a PWM generator.

ROM_PWMGenDisable

// Disables the timer/counter for a PWM generator block.

ROM PWMGenEnable

// Enables the timer/counter for a PWM generator block.

ROM PWMGenFaultClear

// Clears one or more latched fault triggers for a given PWM generator.

ROM PWMGenFaultConfigure

// Configures the minimum fault period and fault pin senses for a given PWM generator.

ROM PWMGenFaultStatus

// Returns the current state of the fault triggers for a given PWM generator.

ROM PWMGenFaultTriggerGet

// Returns the set of fault triggers currently configured for a given PWM generator.

ROM_PWMGenFaultTriggerSet

// Configures the set of fault triggers for a given PWM generator.

ROM PWMGenIntClear

// Clears the specified interrupt(s) for the specified PWM generator block.

ROM PWMGenIntStatus

// Gets interrupt status for the specified PWM generator block.

ROM_PWMGenIntTrigDisable

// Disables interrupts for the specified PWM generator block.

ROM PWMGenIntTrigEnable

// Enables interrupts and triggers for the specified PWM generator block.

ROM PWMGenPeriodGet

// Gets the period of a PWM generator block.

ROM PWMGenPeriodSet

// Set the period of a PWM generator.

ROM PWMIntDisable

// Disables generator and fault interrupts for a PWM module.

ROM PWMIntEnable

// Enables generator and fault interrupts for a PWM module.

ROM PWMIntStatus

// Gets the interrupt status for a PWM module.

ROM PWMOutputFault

// Specifies the state of PWM outputs in response to a fault condition.

ROM_PWMOutputFaultLevel

// Specifies the level of PWM outputs suppressed in response to a fault condition.

ROM_PWMOutputInvert

// Selects the inversion mode for PWM outputs.

ROM_PWMOutputState

// Enables or disables PWM outputs.

ROM PWMPulseWidthGet

// Gets the pulse width of a PWM output.

ROM PWMPulseWidthSet

// Sets the pulse width for the specified PWM output.

ROM PWMSyncTimeBase

// Synchronizes the counters in one or multiple PWM generator blocks.

ROM_PWMSyncUpdate

// Synchronizes all pending updates.

ROM_QEIConfigure

// Configures the quadrature encoder.

ROM QEIDirectionGet

// Gets the current direction of rotation.

ROM QEIDisable

// Disables the quadrature encoder.

ROM QEIEnable

// Enables the quadrature encoder.

ROM QEIErrorGet

// Gets the encoder error indicator.

ROM QEIIntClear

// Clears quadrature encoder interrupt sources.

ROM QEIIntDisable

// Disables individual quadrature encoder interrupt sources.

ROM QEIIntEnable

// Enables individual quadrature encoder interrupt sources.

ROM QEIIntStatus

// Gets the current interrupt status.

ROM QEIPositionGet

// Gets the current encoder position.

ROM QEIPositionSet

// Sets the current encoder position.

ROM_QEIVelocityConfigure

// Configures the velocity capture.

ROM_QEIVelocityDisable

// Disables the velocity capture.

ROM_QEIVelocityEnable

// Enables the velocity capture.

ROM_QEIVelocityGet

// Gets the current encoder speed.

ROM SSIConfigSetExpClk

// Configures the synchronous serial interface.

ROM SSIDataGet

// Gets a data element from the SSI receive FIFO.

ROM_SSIDataGetNonBlocking

// Gets a data element from the SSI receive FIFO.

ROM SSIDataPut

// Puts a data element into the SSI transmit FIFO.

ROM_SSIDataPutNonBlocking

// Puts a data element into the SSI transmit FIFO.

ROM SSIDisable

// Disables the synchronous serial interface.

ROM SSIDMADisable

// Disable SSI DMA operation.

ROM SSIDMAEnable

// Enable SSI DMA operation.

ROM SSIEnable

// Enables the synchronous serial interface.

ROM SSIIntClear

// Clears SSI interrupt sources.

ROM SSIIntDisable

// Disables individual SSI interrupt sources.

ROM SSIIntEnable

// Enables individual SSI interrupt sources.

ROM_SSIIntStatus

// Gets the current interrupt status.

ROM_SysCtlADCSpeedGet

// Gets the sample rate of the ADC.

ROM_SysCtlADCSpeedSet

// Sets the sample rate of the ADC.

ROM_SysCtlClockGet

// Gets the processor clock rate.

ROM_SysCtlClockSet

// Sets the clocking of the device.

ROM_SysCtlDeepSleep

// Puts the processor into deep-sleep mode.

ROM SysCtlFlashSizeGet

// Gets the size of the flash.

ROM SysCtlGPIOAHBDisable

// Disables a GPIO peripheral for access from the AHB.

ROM SysCtlGPIOAHBEnable

// Enables a GPIO peripheral for access from the AHB.

ROM_SysCtlIntClear

// Clears system control interrupt sources.

ROM_SysCtIIntDisable

// Disables individual system control interrupt sources.

ROM_SysCtlIntEnable

// Enables individual system control interrupt sources.

ROM_SysCtlIntStatus

// Gets the current interrupt status.

ROM_SysCtlLDOGet

// Gets the output voltage of the LDO.

ROM SysCtlLDOSet

// Sets the output voltage of the LDO.

ROM SysCtlPeripheralClockGating

// Controls peripheral clock gating in sleep and deep-sleep mode.

ROM SysCtlPeripheralDeepSleepDisable

// Disables a peripheral in deep-sleep mode.

ROM SysCtlPeripheralDeepSleepEnable

// Enables a peripheral in deep-sleep mode.

ROM_SysCtlPeripheralDisable

// Disables a peripheral.

ROM SysCtlPeripheralEnable

// Enables a peripheral.

ROM_SysCtlPeripheralPresent

// Determines if a peripheral is present.

ROM_SysCtlPeripheralReset

// Performs a software reset of a peripheral.

ROM_SysCtlPeripheralSleepDisable
// Disables a peripheral in sleep mode.

ROM_SysCtlPeripheralSleepEnable // Enables a peripheral in sleep mode.

ROM_SysCtlPinPresent
// Determines if a pin is present.

ROM_SysCtIPWMClockGet
// Gets the current PWM clock configuration.

ROM_SysCtlPWMClockSet
// Sets the PWM clock configuration.

ROM_SysCtlReset
// Resets the device.

ROM_SysCtlResetCauseClear // Clears reset reasons.

ROM_SysCtlResetCauseGet
// Gets the reason for a reset.

ROM_SysCtlSleep
// Puts the processor into sleep mode.

ROM_SysCtlSRAMSizeGet
// Gets the size of the SRAM.

ROM_SysCtlUSBPLLDisable // Powers down the USB PLL.

ROM_SysCtlUSBPLLEnable // Powers up the USB PLL.

ROM_SysTickDisable
// Disables the SysTick counter.

ROM_SysTickEnable
// Enables the SysTick counter.

ROM_SysTickIntDisable // Disables the SysTick interrupt.

ROM_SysTickIntEnable
// Enables the SysTick interrupt.

ROM_SysTickPeriodGet
// Gets the period of the SysTick counter.

ROM_SysTickPeriodSet
// Sets the period of the SysTick counter.

ROM_SysTickValueGet

// Gets the current value of the SysTick counter.

ROM_TimerConfigure

// Configures the timer(s).

ROM TimerControlEvent

// Controls the event type.

ROM TimerControlLevel

// Controls the output level.

ROM_TimerControlStall

// Controls the stall handling.

ROM_TimerControlTrigger

// Enables or disables the trigger output.

ROM TimerDisable

// Disables the timer(s).

ROM TimerEnable

// Enables the timer(s).

ROM TimerIntClear

// Clears timer interrupt sources.

ROM_TimerIntDisable

// Disables individual timer interrupt sources.

ROM_TimerIntEnable

// Enables individual timer interrupt sources.

ROM TimerIntStatus

// Gets the current interrupt status.

ROM_TimerLoadGet

// Gets the timer load value.

ROM TimerLoadSet

// Sets the timer load value.

ROM_TimerMatchGet

// Gets the timer match value.

ROM TimerMatchSet

// Sets the timer match value.

ROM_TimerPrescaleGet

// Get the timer prescale value.

ROM_TimerPrescaleSet

// Set the timer prescale value.

ROM_TimerRTCDisable

// Disable RTC counting.

ROM TimerRTCEnable

// Enable RTC counting.

ROM TimerValueGet

// Gets the current timer value.

ROM UARTBreakCtl

// Causes a BREAK to be sent.

ROM UARTCharGet

// Waits for a character from the specified port.

ROM_UARTCharGetNonBlocking

// Receives a character from the specified port.

ROM UARTCharPut

// Waits to send a character from the specified port.

ROM_UARTCharPutNonBlocking

// Sends a character to the specified port.

ROM UARTCharsAvail

// Determines if there are any characters in the receive FIFO.

ROM_UARTConfigGetExpClk

// Gets the current configuration of a UART.

ROM_UARTConfigSetExpClk

// Sets the configuration of a UART.

ROM UARTDisable

// Disables transmitting and receiving.

ROM UARTDisableSIR

// Disables SIR (IrDA) mode on the specified UART.

ROM UARTDMADisable

// Disable UART DMA operation.

ROM_UARTDMAEnable

// Enable UART DMA operation.

ROM UARTEnable

// Enables transmitting and receiving.

ROM_UARTEnableSIR

// Enables SIR (IrDA) mode on specified UART.

ROM_UARTFIFOLevelGet

// Gets the FIFO level at which interrupts are generated.

ROM_UARTFIFOLevelSet

// Sets the FIFO level at which interrupts are generated.

ROM UARTIntClear

// Clears UART interrupt sources.

ROM UARTIntDisable

// Disables individual UART interrupt sources.

ROM UARTIntEnable

// Enables individual UART interrupt sources.

ROM UARTIntStatus

// Gets the current interrupt status.

ROM_UARTParityModeGet

// Gets the type of parity currently being used.

ROM_UARTParityModeSet

// Sets the type of parity.

ROM UARTSpaceAvail

// Determines if there is any space in the transmit FIFO.

ROM uDMAChannelAttributeDisable

// Disables attributes of a uDMA channel.

ROM uDMAChannelAttributeEnable

// Enables attributes of a uDMA channel.

ROM uDMAChannelAttributeGet

// Gets the enabled attributes of a uDMA channel.

ROM uDMAChannelControlSet

// Sets the control parameters for a uDMA channel.

ROM uDMAChannelDisable

// Disables a uDMA channel for operation.

ROM uDMAChannelEnable

// Enables a uDMA channel for operation.

ROM_uDMAChannelIsEnabled

// Checks if a uDMA channel is enabled for operation.

ROM uDMAChannelModeGet

// Gets the transfer mode for a uDMA channel.

ROM_uDMAChannelRequest

// Requests a uDMA channel to start a transfer.

ROM_uDMAChannelSizeGet

// Gets the current transfer size for a uDMA channel.

ROM_uDMAChannelTransferSet

// Sets the transfer parameters for a uDMA channel.

ROM uDMAControlBaseGet

// Gets the base address for the channel control table.

ROM uDMAControlBaseSet

// Sets the base address for the channel control table.

ROM uDMADisable

// Disables the uDMA controller for use.

ROM uDMAEnable

// Enables the uDMA controller for use.

ROM uDMAErrorStatusClear

// Clears the uDMA error interrupt.

ROM uDMAErrorStatusGet

// Gets the uDMA error status.

ROM UpdateEthernet

// Starts an update over the Ethernet interface.

ROM UpdateI2C

// Starts an update over the I2C0 interface.

ROM_UpdateSSI

// Starts an update over the SSI0 interface.

ROM_UpdateUART

// Starts an update over the UART0 interface.

ROM USBDevAddrGet

// Returns the current device address in device mode.

ROM USBDevAddrSet

// Sets the address in device mode.

ROM USBDevConnect

// Connects the USB controller to the bus in device mode.

ROM USBDevDisconnect

// Removes the USB controller from the bus in device mode.

ROM USBDevEndpointConfig

// Sets the configuration for an endpoint.

ROM_USBDevEndpointDataAck

// Acknowledge that data was read from the given endpoint's FIFO in device mode.

ROM_USBDevEndpointStall

// Stalls the specified endpoint in device mode.

ROM_USBDevEndpointStallClear

// Clears the stall condition on the specified endpoint in device mode.

ROM USBDevEndpointStatusClear

// Clears the status bits in this endpoint in device mode.

ROM USBEndpointDataGet

// Retrieves data from the given endpoint's FIFO.

ROM USBEndpointDataPut

// Puts data into the given endpoint's FIFO.

ROM USBEndpointDataSend

// Starts the transfer of data from an endpoint's FIFO.

ROM_USBEndpointDataToggleClear

// Sets the Data toggle on an end oint to zero.

ROM_USBEndpointStatus

// Returns the current status of an endpoint.

ROM USBFIFOAddrGet

// Returns the absolute FIFO address for a given endpoint.

ROM_USBFIFOConfigGet

// Returns the FIFO configuration for an endpoint.

ROM USBFIFOConfigSet

// Sets the FIFO configuration for an endpoint.

ROM USBFIFOFlush

// Forces a flush of an endpoint's FIFO.

ROM USBFrameNumberGet

// Get the current frame number.

ROM USBHostAddrGet

// Gets the current functional device address for an endpoint.

ROM USBHostAddrSet

// Sets the functional address for the device that is connected to an endpoint in host mode.

ROM_USBHostEndpointConfig

// Sets the base configuration for a host endpoint.

ROM USBHostEndpointDataAck

// Acknowledge that data was read from the given endpoint's FIFO in host mode.

ROM_USBHostEndpointDataToggle

// Sets the value data toggle on an endpoint in host mode.

ROM_USBHostEndpointStatusClear

// Clears the status bits in this endpoint in host mode.

ROM_USBHostHubAddrGet

// Get the current device hub address for this endpoint.

ROM USBHostHubAddrSet

// Set the hub address for the device that is connected to an endpoint.

ROM USBHostPwrDisable

// Disables the external power pin.

ROM USBHostPwrEnable

// Enables the external power pin.

ROM USBHostPwrFaultConfig

// Sets the configuration for USB power fault.

ROM_USBHostPwrFaultDisable

// Disables power fault detection.

ROM_USBHostPwrFaultEnable

// Enables power fault detection.

ROM USBHostRequestIN

// Schedules a request for an IN transaction on an endpoint in host mode.

ROM_USBHostRequestStatus

// Issues a request for a status IN transaction on endpoint zero.

ROM USBHostReset

// Handles the USB bus reset condition.

ROM USBHostResume

// Handles the USB bus resume condition.

ROM USBHostSpeedGet

// Returns the current speed of the USB device connected.

ROM USBHostSuspend

// Puts the USB bus in a suspended state.

ROM USBIntDisable

// Disables the sour es for USB interrupts.

ROM USBIntEnable

// Enables the sources for USB interrupts.

ROM USBIntStatus

// Returns the status of the USB interrupts.

ROM_WatchdogEnable

// Enables the watchdog timer.

ROM_WatchdogIntClear

// Clears the watchdog timer interrupt.

ROM_WatchdogIntEnable

// Enables the watchdog timer interrupt.

ROM_WatchdogIntStatus

// Gets the current watchdog timer interrupt status.

ROM_WatchdogLock

// Enables the watchdog timer lock mechanism.

ROM_WatchdogLockState

// Gets the state of the watchdog timer lock mechanism.

ROM WatchdogReloadGet

// Gets the watchdog timer reload value.

ROM_WatchdogReloadSet

// Sets the watchdog timer reload value.

ROM_WatchdogResetDisable

// Disables the watchdog timer reset.

ROM_WatchdogResetEnable

// Enables the watchdog timer reset.

ROM_WatchdogRunning

// Determines if the watchdog timer is enabled.

ROM_WatchdogStallDisable

// Disables stalling of the watchdog timer during debug events.

ROM_WatchdogStallEnable

// Enables stalling of the watchdog timer during debug events.

ROM WatchdogUnlock

// Disables the watchdog timer lock mechanism.

ROM WatchdogValueGet

// Gets the current watchdog timer value.

C Advance Encryption Standard and Cyclic Redundancy Check Software in ROM

AES and CRC software is available in the integrated ROM of the LM3S9B95 microcontroller at 0x0100.5000. For more information on this software, see *Stellaris*[®] *ROM User's Guide*.

C.1 Advanced Encryption Standard Software

The Advanced Encryption Standard (AES) is a publicly defined encryption standard used by the U.S. Government. It is a strong encryption method with reasonable performance and size. AES is fast in both hardware and software, is fairly easy to implement, and requires little memory. AES is ideal for applications that can use pre-arranged keys, such as setup during manufacturing or configuration.

C.2 Cyclic Redundancy Check Software

CRC (Cyclic Redundancy Check) is a technique to validate a span of data has the same contents as when previously checked. This technique can be used to validate correct receipt of messages (nothing lost or modified in transit), to validate data after decompression, to validate that Flash memory contents have not been changed, and for other cases where the data needs to be validated. A CRC is preferred over a simple checksum (e.g. XOR all bits) because it catches changes more readily.

D Register Quick Reference

24	20	20	20	0.7	20	- 05	0.4		-00	0.4		10	40	47	10
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19	18	17	16 0
					10	9	0		0	5	4	_ 3		'	U
		ontro													
		O, offse		00. ros	et -										
J.50,	-3 PG IV	VER	540								CL	ASS			
		,,	MA	JOR								NOR			
PBOR	CTL, ty	pe R/V			30, rese	et 0x00	00.7FF	D.							
														BOFOR	
RIS, ty	pe RO	, offset	0x050	0, rese	t 0x000	0.0000)								
							MISSERERS	CESTRILES	РШRS					BOFFE	
IMC, t	ype R/\	V, offse	t 0x0	54, res	et 0x00	00.000	00	•							
							MUSSERIPM	USSPILIM	РШМ					BORIM	
MISC,	type R	/W1C,	offset	0x058,	, reset	0x0000	0.0000								
							MSSERRE	CERRILLA	РШМБ					BORMS	
RESC	type F	R/W, off	set 0x	05C, r	eset -										
															MOSOFAL
														rese	ervedWI
RCC, 1	type R/	W, offs	et 0x0		set 0x0						1				
				ACG		SYS	SDIV		USESISOV		LSEPYWAD	F	PWMD		
		PWRDN		BM7488			XTAL			osc	SRC			CSCLE	MC8028
PLLCI	-G, typ	e RO, c	ffset	0x064,	reset -										
						F									
CDIOL	IDCTI	tuno E	/M of	ffoot Ox	,0eC =		٠ ٠ ٠٠ ،	2000					R		
GFIOR	IBC I L	type R	/ VV , OI		1000, 10	3561 07	.0000.0								
							PORTI	EUSIH	EUSIC	EORIE	EUSIE	BUSID	BUSIC	FORTIB	PORTA
RCC2	tyne F	R/W, off	set Ox	070 re	set Ox	0780 6		TO GIT	1010	100	TOTAL	TOTAL	1040	TOTAL	TOWN
USERC2			001 07	,		DIV2	0.0		FRACT						
	USER/HEDN	PWRD2		B/74852	0.0					SCSR	C2				
MOSC		pe R/V	V, offs	et 0x0	7C, res	et 0x0	000.000	00							
															CVAL
DSLP	CLKCF	G, type	R/W,	offset	0x144,	reset	0x0780	.0000							
					DSDIV	ORIDE	<u> </u>								
									DS	SOSCS	RC				
DSFL	ASHCF	G, type	R/W,	offset	0x14C,	, reset	0x0000	0.000							
															SHDWN
PIOSC	CAL, t	ype R/\	V, offs	set 0x1	50, res	et 0x0	000.00	00							
UTEN															
							UĐÆ					UT			
I2SMC	LKCF	3, type	R/W,	offset (0x170,	reset 0	x0000.	.0000							
RXEN							R	XI					R	XF	
TXEN							Т	ΧI					Т	XF	
DID1,	type R	O, offse	et 0x0	04, res	et -										
	VE	R			FA	AΜ					PAR	TNO			
		IT.							TEMP		DI	(G	ROHS		JAL

			_		_	_		1 .			1 -	1			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DCU, 1	type R0	J, UTISC	et UXUU	o, rese	t UXU1	, F.UU/		MSZ							
								SHSZ							
DC1 ·	type R0) offer	of OvO4	0 rees	t -		, LA	J1 104							
JU1,	., pe no	-, J.13	WDT1	J, 1636	•	CAN1	CAN0				PWM			ADC1	ADC0
	MINSY	/SDIV	ווטיי	MAXAD	CISPO	_		MDII		TEARS	_	WDTD	SWO		
חרי	type RC		at 0×04					IVIF		ширю	, LL	V V D 10	3440	CVVD	JIAG
J02,	EPI0	o, onse	1280	-, rese		0F.533						llvt=⊃.	TMER2	TI ACCOM	TIMERO
	I2C1		12C0		SUVF2		QEI0			SSI1	SSI0	IIVERO	_	UART1	
DC3 4	type RC	Offer		8 rees	t OyRE					5511	0010		O TAIZ	3 (0)	G 1110
32KHZ	., pe ne			CCP3				∆T07%\V	ADDDAN6	ADDOM5	AXXX	Д 7771 112	ADDOM2	ADDOM	ADODANO
PAMANI			CZMNUS	COFS		CMNLS	COPU	-	COMNUS				PWM2		
	type Br			C roos			F	ماس ا	Curilina	1 V VIV	i v wv#	v wvb	I VWVE	I V VIVII	IVIVIO
DC4, 1	type RC	, onse		o, rese	et UXO1	VU.F 1F									
CCD7	EHM0	L D\ 4\	EMACO POM				E1588 GPIOJ	CERCL	æ	CDC	CENT	am	GPICC	CENT	CDC^
	CCP6			0 ===	4.00.	20.00=		GHUH	GHU	GHUF	GHLE	Junu	GHU	GHUB	GHUA
DC5, 1	type R0	ر, ottse	et UX02							IDAF ===	DATE				
				PYKAAUB	PWWAJI2	PVMAUI	PYWAJIO	D.4.	D** ~	PWMET		BAAA	D44.5	D***	D44 ~
D 6 -								PVVIVI7	HVWM6	PVVV5	HVVIVI4	HWMB	PWM2	PVVIVII	HVMVD
DC6, 1	type R0), offse	et 0x02	4, rese	t 0x00	00.001	3								
											USEOPY			US	BB0
	type RC														
	DAACH30			DMC=27					DAACE22		DAAGE20		DAACHB		
DMC+6	DAAC+#	DAAC+B	DAACH2	DACH	DMACHD	DMC+9	DMAC#8	DMC+7	DMAC#6	DMACH5	DAG4	DMAC#3	DMAC+2	DMACH	DMAC#0
DC8, 1	type R0	O, offse	et 0x02	C, rese	t 0xFF	FF.FFI	F								
ADC/ANS	ADC/AN/4	ADCIANB	ADCIAN2	ADCIANTI	ADCIANO	ADC/AND	ADC/AN8	ADC/AN7	ADC/ANG	ADC/ANS	ADDIAN	ADC/ANS	ADC/AN2	ADCAN	ADDIANO
ADDDANI5	ADCOAN4	ADDOANB	A000AN2	ADODANII	ADCOAND	ADDOMO	ADDDAN8	ADDOMY	AD024166	ADDDAN5	ADDOM	ADDOMS	ADDOM2	ADDOM	ADDOMO
DC9, 1	type R0	O, offse	et 0x19	0, rese	t 0x00	FF.00F	F								
								A00007	A0006	A0005	A00004	A00003	A0002	ADDIC	ADDDD
								A00007	A00006	A00005	A000034	A00003	A00002	ADDOC	ADDOC
NVMS	TAT, ty	pe RO	, offset	0x1A0), reset	0x000	0.0001								
															FWB
RCGC	0, type	R/W,	offset ()x100, ı	reset 0	x0000	0040								
			WDT1			CAN1	CAN0				PWM			ADC1	ADC0
				MAXAD	C1SPD							WDT0			
SCGC	0, type	R/W.	offset (
0000	o, typo	. 1011,	WDT1				CAN0				PWM			ADC1	ADC0
			VVDII	MAXAD	MSPD						I VVIVI	WDT0		ADCI	ADCO
DOCC	`0 4	DAM	-664									VVDIO			
DCGC	0, type	. K/VV,		JX12U, I	reset u						D14.04			1001	4000
			WDT1	A AAN/AD	O4000		CAN0				PWM			ADC1	ADC0
				MAXAD								WDT0			
RCGC	1, type	R/W,)x104, ı				1				I	I -		
	EPI0		12S0		COMP2	COMPI						IMER3	TMER2		
	I2C1		I2C0				QEI0			SSI1	SSI0		UART2	UART1	UARTO
SCGC	1, type	R/W, 0)x114, r											
	EPI0		I2S0		COMP2	COMPI	COMP0					TM⊞3	TMER2	TMER1	TMER0
	I2C1		I2C0			QEI1	QEI0			SSI1	SSI0		UART2	UART1	UARTO
DCGC		R/W,		0x124, ı	reset 0					SSI1	SSI0		UARTI2	UART1	UARTO
DCGC	I2C1	R/W,		Ox124, ı			0000			SSI1	SSI0	TMER3	UART2		
CGC	12C1	R/W,	offset ()x124, ı		00000 COMPI	0000				SSI0	TIMER3	TMER2		TIMERO

31 15										-				T	
	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19	18 2	17	16 0
)x108, r					U	υ	4			- 1	U
NOGC	.z, type ⊞H0	ι.νν, (EMACO	, A 100, I	eset U	A00001	,000								USB0
	0	UDMA	ω				GPIOJ	серон	CPCG	GPIOF	GPICE.	GPICOD	CPICC	GP10B	
SCGC	2, type		offset ()x118, r	eset 0	x00000				1					
	ETHMO	,	EMACO	.,-											USB0
		UDMA					GPIOJ	СРРОН	OPPOG	GPIOF	GPICE.	сенсоо	GPICC	GP10B	GP10A
DCGC	2, type	R/W,	offset ()x128, r	reset 0	x0000	0000								
	□1 M0		EMACO												USB0
		UDMA					GPIOJ	серон	CPCC	GPIOF	GPICE.	GPICOD	GPICC	GP10B	GP10A
SRCF	0, type	R/W, c	ffset (x040, r	eset 0	x00000	000								
			WDT1			CAN1	CAN0				PWM			ADC1	ADC0
												WDT0			
SRCR	1, type	R/W, c	offset (x044, r	eset 0	x00000	000								
	EPI0		I2S0		COMP2	COMP1	COMPO					™#3	TMEF22	TIMER1	TIMERO
	I2C1		I2C0			QEI1	QEI0			SSI1	SSI0		UART2	UART1	UARTO
SRCR	2, type	R/W, c	offset ()x048, r	eset 0	x00000	000								
	□ HM0		EMACO												USB0
		UDMA					GPICU	СРРОН	GP100G	GPIOF	GPICE.	GP1000	GPICC	GP10B	GP10A
	0x400 type R/			00, res	et 0x0	000.00	00							055	-05-
							055	057						OFF	SET
- LVD	D	W - 27	-4 0	04	-4 00	000.00		SET							
⊢MD,	type R/	vv, offs	et 0x0	04, res	et Ux0	UUU.00		ΤΛ							
								TA TA							
FMC	type P	W. offe	et Ovo	08, res	et Ovo	000 00		, .							
	-3 be 10	, 0118		20, 163				KEY							
							771	· · - 1				СОМТ	MERRE	ERASE	WRITE
FCR!	. type	RO, off	set 0×	00C, re	set 0×	0000.0	000					1			
	, -, po	,	•												
														PRIS	ARIS
FCIM.	type R	/W, off	set 0x	010, res	et 0x0	000.00	00								
		•		,											
														FMA9K	AMASK
FCMI	SC, typ	e R/W1	C, offs	et 0x01	14, res	et 0x00	00.000	00						1	
														PM8C	AMSC
	, type F	R/W, of	fset 0x	020, re	set 0x	0000.0	000								
FMC2							WR	KEY							
FMC2															
FMC2															WARDE
	/AL, tyμ	e R/W	, offse	t 0x030	, reset	0x000									WHU-
	/AL, tyμ	e R/W	, offse	t 0x030	, reset	0x000	0.0000	B[n]							WHD-
	/AL, typ	e R/W	, offse	t 0x030	, reset	0x000	0.0000 FW	B[n] B[n]							WHEU-
FWB\				t 0x030			0.0000 FW FW	B[n]							WHEU-
FWB\							0.0000 FW FW 0x0000	B[n]							WEU-

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	nal N														
				(Syst	em C	Contro	ol Off	set)							
	0x400			, - , - ,	J .		. 01	,							
RMCT	L, type	R/W1	C, offs	et 0x0F	0, res	et -									
															BA
RMVE	R, type	e RO, d	offset 0)x0F4, ı	reset 0	x0202.	5400								
				DNT								ZE			
				ER							R	EV			
FMPR	EO, typ	e R/W	, offset	t 0x130	and 0										
								ENABL							
EMDD	E0 60	o P/A	offord	10424	and fo			ENABL							
- IVIPP	∟u, typ	e R/VV	onset	0x134	and U			ENABL							
								ENABL							
USER	DBG.	type F	R/W. of	fset 0x	1D0. re				-						
NW	,	,,,,,,	, ••		, . •			DATA							
						DA	ATA							DBG1	DBG0
USER	REG), type	R/W, o	ffset 0	x1E0, r	eset 0	cFFFF.	FFFF						1	
NW								DATA							
							DA	ATA							
USER	_REG1	, type	R/W, o	ffset 0	x1E4, r	eset 0	FFFF.	FFFF							
NW								DATA							
								ATA							
	_REG2	type,	R/W, o	ffset 0	x1E8, r	eset 0	(FFFF.								
NW								DATA							
11055	DECC	4	D/tr	<i></i>	.450			TA							
	_KEG3	, type	K/W, O	ffset 0	K1EC, I	reset 0:	XFFFF.								
NW							- Γ	DATA ATA							
FMPR	E1. tvr	e R/W	offset	t 0x204	. reset	0xFFF									
/	, •,		, 0.100		,			ENABL	E						
								ENABL							
FMPR	E2, typ	e R/W	offset	t 0x208	, reset										
						F	READ_	ENABL	E						
						F	READ_	ENABL	E						
FMPR	E3, typ	e R/W	offset	t 0x20C	, reset	t 0xFFF	F.FFFI	•							
								ENABL							
								ENABL	E						
FMPP	E1, typ	e R/W	offset	0x404	, reset										
								ENABL							
								ENABL	.E						
FMPP	E2, typ	e R/W	otfset	0x408	, reset				_						
								ENABL ENABL							
EMDD	F3 fur	e P/M	Offect	0x40C	reent										
	_o, typ		011361	. 0,400	,			ENABL	E						
								ENABL							
							1100_	LIV (DE	_						

0.1	00	60		07 1		٠.	00	00	٥.	0.0	10	10		
31 15	30 14	29 13	28 12	27 26 11 10		24 8	23 7	22 6	21 5	20	19	18	17	16
							<u>'</u>	J				_		J
				ry Acces ntrol Stru		nA)								
Base		ame	. 501	ia oi oirt	icture									
		OP, typ	e R/W,	offset 0x0	00, reset	-								
							DR							
						AD	DR							
DMAD	STEN	P, typ	e R/W,	offset 0x00	4, reset	-								
						AD	DR							
						ΑD	DR							
				set 0x008,	_									
DST		DST	SIZE	SRCINC		SIZE								BSIZE
ARB						RSIZE					NUTREE	XF	ERMC	DDE
				ry Acces	s (µDI	/IA)								
	A Re													
	0x400													
DMAS	TAT, ty	pe RO	offset	t 0x000, res	et 0x001	F.0000								
								0.7	٨٣٦		DM	IACHA	INS	V WCALK :
DMAG	FC 4	20 14/0	offers	0.004 ===	a t			51	ATE					MASIEN
DIVIAC	ru, ty	Je WO	onset	t 0x004, res	et -									
														MASIEN
DMAC	TIRAS	F. tvn	e R/W	offset 0x00	18. reset	0×0000	.0000							INTERN
JAU	LUA	, typ	,	211001 0701	. 5, 15561		DR							
		ADI	DR			AL								
DMAA	LTBAS			offset 0x00	C, reset ()x0000	.0200							
		, -, 19	-, -		,		DR							
							DR							
DMAW	VAITST	AT, typ	e RO, d	offset 0x01	0, reset (x0000	.0000							
							REQ[n]							
							REQ[n]							
DMAS	WREQ	, type \	NO, of	fset 0x014,	reset -									
						SWR	EQ[n]							
						SWR	EQ[n]							
DMAU	SEBUI	RSTSE	T, type	RO, offset	0x018, r	eset 0	0.000	000 (R	eads)					
						SE	T[n]							
						SE	T[n]							
DMAU	ISEBUI	RSTSE	T, type	WO, offse	t 0x018,	eset 0	к0000.	0000 (V	Vrites)					
							T[n]							
							T[n]							
DMAU	ISEBUI	RSTCL	R, type	e WO, offse	t 0x01C,									
							R[n]							
							R[n]							
DMAR	EQMA	SKSET	, type	RO, offset	0x020, re			000 (Re	eads)					
							T[n]							
DMAD	E0144	ever		WO offers	02000		T[n]	000 4**	luite = \					
DIVIAK	.⊏ŲIVIA	ono⊨l	, type	WO, offset	uxu∠u, r		0000.0 T[n]	000 (W	intes)					
							T[n]							
DMAR	FOMA	SKCLE	tune	WO, offset	U×U54 -		. [11]							
DIMAN	-WINA	UNULF	r, rype	, 011561	JAU ∠4 , I		R[n]							
							ارانا [n]							
						- OL	404							

31	30	20	28 27	26	25	24	22	22	21	20	11	0 10	17	16
15	30 14		28 27 12 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19		17	16 0
\vdash			O, offset 0								1 ,		<u> </u>	
	JL	., ., po 10	_, =::::::::::		UA		T[n]	,						
							T[n]							
DMAE	NASE	Γ, type W	O, offset (0x028, r	eset 0x			/rites)						
				-,-			T[n]	,						
							T[n]							
DMAE	NACLI	R, type W	/O, offset	0x02C,	reset -									
						CLI	R[n]							
						CLI	R[n]							
DMAA	LTSET	type RC), offset 0	x030, re	set 0x0	000.00	000 (Re	ads)						
						SE	T[n]							
						SE	T[n]							
DMAA	LTSET	, type W	O, offset 0	x030, r	eset 0x	0.000	000 (W	rites)						
							T[n]							
						SE	T[n]							
DMAA	LTCLR	k, type W	O, offset (0x034, r	eset -									
-							R[n]							
DMAS	DICCO	T 4	0 -11 :	0000			R[n]							
DMAP	KIUSE	ı, type R	O, offset	UXU38, I	reset 0x			(eads)						
							T[n]							
DMAR	DIOSE	T tuno 1	/O, offset	กรกรอ	rocat a		T[n]	Nritoo\						
DIVIAP	KIUSE	ı, type v	io, onset	UXU30,	reset U		υυυυ (ν Τ[n]	wiites)						
							T[n]							
DMAP	RIOCI	R. type \	VO, offset	0x03C	reset -		- 114							
ru		, .ypu '	. 5, 511061	,	,		R[n]							
							R[n]							
DMAE	RRCLI	R, type R	O, offset (0x04C. ı	reset 0			Reads)						
				,				,						
														ERCIR
DMAE	RRCLI	R, type W	/O, offset	0x04C,	reset 0	x0000.	0000 (\	Vrites)						
														ERCIR
DMAC	HALT,	type R/M	/, offset 0	x500, re	set 0x0	00.00	00				'			
						СНА	LT[n]							
						СНА	LT[n]							
DMAC	HIS, ty	pe R/W1	C, offset (0x504, r	eset 0x	0.000	000							
						CHI	S[n]							
						CH	S[n]							
DMAP	eriphl	00, type	RO, offset	0xFE0,	reset (0000x0	.0030							
										PI	ID0			
DMAP	eriphII	01, type	RO, offset	0xFE4,	reset (0x0000	.00B2							
										PI	ID1			
DMAP	eriphII	02, type	RO, offset	0xFE8,	reset (0x0000	.000B							
										PI	ID2			
DMAP	eriphII	03, type	RO, offset	0xFEC	, reset	0x0000	.0000							
										PI	ID3			

				1								1 , -			
31	30 14	29 13	28 12	27	26 10	25 9	24 8	7	22 6	21 5	20 4	19	18	17	16
15 DMAD				offset (10 0xFD0,				0	Э	4	ا ع		1	U
JIVIAP	STIPITE	, ιyρε	. NO,	J.1361	JAI DU,	. 6561		.0004							
											PI	D4			
DMAP	CellID), type	RO, o	ffset 0	xFF0, re	eset 0x	0.000	000D							
											CI	D0			
DMAP	CellID1	l, type	RO, o	ffset 0	xFF4, r	eset 0x	0000.0	0F0							
											CI	D1			
DMAP	CellID2	2, type	RO, o	ffset 0	xFF8, r	eset 0x	0.000	005							
											CI	D2			
DMAP	CellID	3, type	RO, o	ffset 0:	kFFC, r	eset 0	k0000.0	00B1				1			
												D0			
								<u> </u>			CI	D3			
					Outpu		PIOS	5)							
GPIO	Port A	A (AHE	3) bas	se: 0x4	1000.4 1005.8	000									
GPIO	Port E	B (APE	3) bas	e: 0x4	1000.5 1005.9	000									
GPIO	Port 0	C (APE	3) bas	se: 0x4	1000.6	000									
					4005.A 4000.7										
GPIO	Port [) (AHE	3) bas	se: 0x4	4005.E	3000									
					1002.4 1005.C										
GPIO	Port F	(APE	3) bas	e: 0x4	002.5	000									
					1005.D 1002.6										
GPIO	Port 0	G (AHE	B) bas	se: 0x4	4005.E	000									
					1002.7 1005.F										
					003.D										
		•	•				200 000	20							
GFIOL	AIA, L	ype K/	vv, ons		00, res	et uxu		, o							
											DA	I ATA			
GPIOD	OIR. tvr	e R/W	offse	t 0x400), reset	0x000	0.0000								
002	, ., ,	, ,			,	L									
											D	IIR			
GPIOIS	S, type	R/W, o	offset (0x404,	reset 0	x0000.	0000								
				1											
											1	S S			
GPIOII	BE, typ	e R/W,	offse	t 0x408	3, reset	0x000	0.0000								
											IE	BE			
GPIOII	EV, typ	e R/W,	offset	0x40C	, reset	0x000	0.0000								
											IE	V			
GPIOII	M, type	R/W, o	offset	0x410,	reset ()x0000	.0000								
											IN	ΛE			
GPIOR	RIS, typ	e RO,	offset	0x414,	, reset	0x0000	.0000								
											R	IS			
GPION	/IIS, typ	e RO,	offset	0x418	, reset	0x0000	0.0000								
											N	IIS			

30 14 ICR, typ AFSEL, DR2R, 1	type R/V	/W, off	set 0x	420, re	eset -			6	5	20 4	19 3	18 2	17	16
DR4R, t	type R/V	/W, offs	set 0x410	C, rese	et 0x00	00.000)	0	3					U
DR2R, t	type R/V	/W, off	set 0x	420, re	eset -						IC			
DR2R, t	ype R/\/	N, offs	et 0x5			000.001					IC			
DR2R, t	ype R/\/	N, offs	et 0x5			000.001	F							
DR4R, t	ype R/\	W, offs		00, res	set 0x0	000.001	F							
DR4R, t	ype R/\	W, offs		00, res	et 0x0	000.001								
DR4R, t	ype R/\	W, offs		00, res	et 0x0	000.001	F			AF	SEL			
DR8R, t			et 0x5								1			
DR8R, t			et 0x5							DI	 RV2			
DR8R, t			OL UAU	04 ros	ot OvO	000 000				DI	₹VZ			
	ype R/\			04, 103	OK OXO		,,,							
	ype R/\									DI				
ODR, ty		N, offs	et 0x5	08, res	et 0x0	000.000	00							
ODR, ty														
ODR, ty										DI	RV8			
	pe R/W	, offse	t 0x50	C, res	et 0x00	00.000	0							
	- Dan	-"	4.0	A						0	DE			
PUK, ty	pe K/W	, ottse	ι υx51	u, rese	π -									
										P	UE			
PDR, tv	pe R/W	, offse	t 0x51	4, rese	t 0x00	00.000	L)							
, -,				, , , , ,										
										Р	DE			
SLR, ty	oe R/W	offset	t 0x518	8, rese	t 0x000	0.0000								
										S	RL			
DEN, ty	pe R/W	, offse	t 0x51	C, rese	et -									
										,	 			
OCK 4	vno Da	N off-	ot O	20	of Ore	000.00	L			ט	⊏IN			
LUCK, 1	ype K/\	iv, otts	et UX5	o∠u, res	set UXU									
CR, typ	e -, offs	et 0x5	24, res	set -										
, ,,														
										(CR			
AMSEL	type R	/W, of	fset 0x	(528, re	eset 0x	0000.0	000							
								GPIO.	AMSEL					
		V, offs	et 0x52											
								PN	/IC1			PM	/CO	
PeriphII	04, type	RO, o	offset (0xFD0	, reset	0x0000	.0000							
										P	ID4			
Perinhii)5 turn	RO 4	offect (0xFD4	reent	Uxuuuu	0000				104			
eribiili	o, type	, (Jiiodl (VAI 134	, 1000(JA0000	.0000							
										P	I ID5			
Periphli	06, type	RO,	offset (0xFD8	, reset	0x0000	.0000							
•	, ,													
											ID6			
	PDR, type SLR, type LOCK, t CR, type AMSEL, PMC PeriphII	PDR, type R/W SLR, type R/W DEN, type R/W CR, type -, offs AMSEL, type R/W PMC7 PMC3 PeriphID4, type PeriphID5, type	PDR, type R/W, offse SLR, type R/W, offse DEN, type R/W, offse LOCK, type R/W, offse CR, type -, offset 0x5 AMSEL, type R/W, offs PMC7 PMC3 PeriphID4, type RO, offset R	PDR, type R/W, offset 0x51 SLR, type R/W, offset 0x51 DEN, type R/W, offset 0x51 LOCK, type R/W, offset 0x524, res AMSEL, type R/W, offset 0x524, res PCTL, type R/W, offset 0x5 PMC7 PMC3 PeriphID4, type RO, offset PeriphID5, type RO, offset	PDR, type R/W, offset 0x514, rese SLR, type R/W, offset 0x518, rese DEN, type R/W, offset 0x51C, rese LOCK, type R/W, offset 0x520, res CR, type -, offset 0x524, reset - AMSEL, type R/W, offset 0x528, res PCTL, type R/W, offset 0x52C, res PMC7 PMC3 PeriphID4, type RO, offset 0xFD0 PeriphID5, type RO, offset 0xFD4	SLR, type R/W, offset 0x518, reset 0x000 DEN, type R/W, offset 0x51C, reset - LOCK, type R/W, offset 0x520, reset 0x0 CR, type -, offset 0x524, reset - AMSEL, type R/W, offset 0x528, reset 0x PCTL, type R/W, offset 0x52C, reset - PMC7 PMC6 PMC3 PMC2 PeriphiD4, type RO, offset 0xFD0, reset PeriphiD5, type RO, offset 0xFD4, reset	PDR, type R/W, offset 0x514, reset 0x0000.0000 SLR, type R/W, offset 0x518, reset 0x0000.0000 DEN, type R/W, offset 0x51C, reset - LOCK, type R/W, offset 0x520, reset 0x0000.001 LO CR, type -, offset 0x524, reset - AMSEL, type R/W, offset 0x528, reset 0x00000.0 PCTL, type R/W, offset 0x52C, reset - PMC7 PMC6 PMC3 PMC2 PeriphID4, type RO, offset 0xFD0, reset 0x00000 PeriphID5, type RO, offset 0xFD4, reset 0x00000 PeriphID5, type RO, offset 0xFD4, reset 0x00000	PDR, type R/W, offset 0x514, reset 0x0000.0000 SLR, type R/W, offset 0x518, reset 0x0000.0000 DEN, type R/W, offset 0x51C, reset - LOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK CR, type -, offset 0x524, reset - AMSEL, type R/W, offset 0x528, reset 0x0000.0000 PCTL, type R/W, offset 0x52C, reset - PMC7 PMC6	PDR, type R/W, offset 0x514, reset 0x0000.0000 SLR, type R/W, offset 0x518, reset 0x0000.0000 DEN, type R/W, offset 0x51C, reset - LOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK CR, type -, offset 0x524, reset - AMSEL, type R/W, offset 0x528, reset 0x0000.0000 GPIO. PCTL, type R/W, offset 0x52C, reset - PMC7 PMC6 PM PMC3 PMC2 PM PeriphID4, type RO, offset 0xFD0, reset 0x0000.0000 PeriphID5, type RO, offset 0xFD4, reset 0x0000.0000	PDR, type R/W, offset 0x514, reset 0x0000.0000 SLR, type R/W, offset 0x518, reset 0x0000.0000 DEN, type R/W, offset 0x51C, reset - LOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK CR, type -, offset 0x524, reset - AMSEL, type R/W, offset 0x528, reset 0x0000.0000 GPIOAMSEL PCTL, type R/W, offset 0x52C, reset - PMC7 PMC6 PMC5 PMC3 PMC2 PMC1 PeriphID4, type RO, offset 0xFD0, reset 0x0000.0000 PeriphID5, type RO, offset 0xFD4, reset 0x0000.0000	PDR, type R/W, offset 0x514, reset 0x0000.0000 PDR, type R/W, offset 0x518, reset 0x0000.0000 SLR, type R/W, offset 0x51C, reset - LOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK CR, type -, offset 0x524, reset - AMSEL, type R/W, offset 0x528, reset 0x0000.0000 GPIOAMSEL PCTL, type R/W, offset 0x52C, reset - PMC7 PMC6 PMC5 PMC3 PMC2 PMC1 PeriphID4, type RO, offset 0xFD0, reset 0x0000.0000 PeriphID5, type RO, offset 0xFD4, reset 0x0000.0000	PDR, type R/W, offset 0x514, reset 0x0000.0000 SLR, type R/W, offset 0x518, reset 0x0000.0000 SRL DEN, type R/W, offset 0x51C, reset - DEN LOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK CR, type -, offset 0x524, reset - PMC7 PMC6 PMC5 PMC3 PMC2 PMC1 PeriphiD4, type RO, offset 0xFD0, reset 0x0000.0000 PID4 PeriphiD5, type RO, offset 0xFD4, reset 0x0000.0000	PDR, type R/W, offset 0x514, reset 0x0000.0000 PDE SLR, type R/W, offset 0x518, reset 0x0000.0000 SRL DEN, type R/W, offset 0x51C, reset - DEN LOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK CR, type -, offset 0x524, reset - CR AMSEL, type R/W, offset 0x528, reset 0x0000.0000 GPIOAMSEL PCTL, type R/W, offset 0x52C, reset - PMC3 PMC3 PMC2 PMC1 PM PeriphiD4, type RO, offset 0xFD4, reset 0x0000.0000 PID4 PeriphiD5, type RO, offset 0xFD4, reset 0x0000.0000	PDR, type R/W, offset 0x514, reset 0x0000.0000 PDE SLR, type R/W, offset 0x518, reset 0x0000.0000 SRL DEN, type R/W, offset 0x51C, reset - DEN LOCK, type R/W, offset 0x520, reset 0x0000.0001 LOCK LOCK CR, type -, offset 0x524, reset - PMC3 PMC2 PMC1 PMC0 PeriphiD4, type RO, offset 0xFD4, reset 0x0000.0000 PID4 PeriphiD5, type RO, offset 0xFD4, reset 0x0000.0000

								T				T	_			
31	30	29	28	27	26	25	24	23	22	21	20	19		18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3		2	1	0
GPIO	Periph	ıID7, typ	e RO,	offset	0xFDC	, reset	0x000	0.0000								
											Р	ID7				
GPIO	Periph	ID0, typ	e RO,	offset	0xFE0,	, reset	0x0000	0.0061								
											P	ID0				
GPIO	Perinh	ılD1, typ	ne RO	offset	0xFF4	reset	0×0000	0,000								
01 101	enpi		ic ico,		VAI L-7,	, 10301		1				1				
												 D4				
											Р	ID1				
GPIO	Periph	ılD2, typ	e RO,	offset	0xFE8,	, reset	0x0000	0.0018								
											Р	ID2				
GPIO	Periph	ılD3, typ	e RO,	offset	0xFEC	, reset	0x000	0.0001								
											P	I ID3				
CDIO	DC-IIII	D0 40m		ff4 0:	·FF0 -			0000			•					
GPIUI	rceiill	D0, type	; KU, 0	uiset 0:	AFFU, T	eset 0	XUUUU.	עטטט								
											С	ID0				
GPIO	PCelll	D1, type	RO, o	ffset 0	xFF4, r	reset 0	x0000.	00F0								
											С	I ID1				
GPIO	PCcIIII	D2, type	PC ^	ffect O	vEE0 -	roent A	v0000	0005								
GFIUI	Cenn	∍∠, typ€	; KU, 0	11561 0	AFF0, F	eset 0	AUUUU.	0005								
											С	ID2				
GPIO	PCelll	D3, type	RO, o	ffset 0	xFFC, ı	reset 0	x0000.	00B1								
											С	ID3				
Evto	rnol	Dorin	horol	Into	food	(EDI)										
		Perip		me	lace	(EPI)	'									
EPICE	G, typ	pe R/W,	offset	0x000,	reset (0x0000	.0000									
											BLKEN			MOI	DE	
EPIB/	AUD, t	ype R/V	V, offse	t 0x00	4, rese	t 0x000	00.000	·								
							CO	I UNT								
EDIGE	DRAM4	CFG, ty	ne P/M	l offee	t 0v010) reser			<u> </u>							
		or G, ty	Pe WW	, onse	. 0.010	v, 1656	. UA42E	0000	•	DEC						
FR	EQ									RFSH						
						SEEP									SI	ZE
EPIHE	38CFG	6, type I	R/W, of	fset 0x	010, re	set 0x	0000.F	F00								
								XTEN	X⊞N	WRGH	RD+G+					
			MAX	WAIT				WF	RWS	RE	ws		$^{+}$		МС	DDE
EDIG	PCEG	type R	W offe	eat OvO	10 ros	of OvO	nnn FF	00								
						_				DIM		LAMPO		mo		
CTKEN	CIKCAL			FFMFN	H4M60		FRN	ICNT		RW		WRZX	<i>;</i> н	DEC		
			MAX	WAIT						AS	SIZE				DS	IZE
EPIHE	38CFG	32, type	R/W, c	offset 0	x014, r	reset 0	x0000.	0000								
WORD									C	SCFG	reserve	ed				
EDICE	DCEG:	2, type I	D/M of	feat Ov	014 ro	ent Ov	0000	000								
		⊾, type i	vv, OI	iset ux	o 14, 1€	JOEL UX	.000.0	000								
WORD																
EPIA	DDRM	AP, type	R/W,	offset (0x01C,	reset	0x0000	.0000								
								FF	PSZ	EP.	ADR	F	RS	Z	ER	ADR

24	20	20	20	07		25	24	22		0.4		10	40	17	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19 3	18	17	16 0
		ype R/V									-			'	
	,	,,,,,,,,,	, 3		,										
														SI	ZE
EPIRS	IZE1, t	ype R/V	V, offs	et 0x0	30, res	et 0x00	00.000	3							
														SI	ZE
EPIRA	DDR0,	type R	/W, of	fset 0x	024, re	set 0x	0000.00	000							
									ADDR						
							AD	DR							
EPIRA	DDR1,	type R	/W, of	fset 0x	034, re	set 0x	0000.00	000							
									ADDR						
								DR							
EPIRP	STD0,	type R/	W, off	set 0x	028, re	set 0x0	000.00	00							
									OSTCI	NT.					
EDIDO	STD4	tune E	/M 055	ent n	U38 ==	ent Nun	000 00		USTU	N I					
CFIRP	3101,	type R/	vv, on	SELUX	озо, ге:	Set UXU	JUU.UU	ou .							
								D	OSTCI	NT					
FPIST	ΔT typ	e R, off	set no	060 **	asat Nv	0000 0	000	-	5010	••					
_ 131	i, typ	o 1x, 011	Jet UX	.500, 10	JJGE UX										
						CELOW	XTTUL	XEELVERY	NISEQ	WBLSY	NEERSY				ACIME
EPIRF	IFOCN	T, type	R, off	set 0x(06C, re:				~		1				
		, ,,	,												
														COUN	Т
EPIRE	ADFIF	O, type	R, off	set 0x	070, re	set 0x0	000.00	00							
							DA	TA							
							DA	TA							
EPIRE	ADFIF	O1, typ	e R, o	ffset 0	x074, r	eset 0x	0.000	000							
							DA	TA							
							DA	TA							
EPIRE	ADFIF	O2, typ	e R, o	ffset 0	x078, r	eset 0x	0000.0	000							
							DA	TA							
							DA	TA							
EPIRE	ADFIF	O3, typ	e R, o	ffset 0	x07C, r	eset 0									
							DA								
							DA								
EPIRE	ADFIF	O4, typ	e R, o	ffset 0	x080, r	eset 0x									
								TA							
							DA								
EPIRE	ADFIF	O5, typ	e R, o	tfset 0	x084, r	eset 0x									
								TA							
FDIE	ADE:-	06 4	٠.	EL	OCC			TA							
EPIRE	ADFIF	O6, typ	e R, o	rrset 0	xu88, r	eset 0x									
								TA							
EDIDE	ADEIE	07 5	0 P =	ffort ^	v000 -	0001.0		TA							
CPIKE	AUTIF	O7, typ	⊌ K, 0	irset 0	xuoC, ľ	eset U		TA							
								TA							
FDIFIE	OLVI	type R	/W 0f	feet No	200 r	set Ny									
-rifit	JLVL,	type R	vv, on	Set UX	∠∪∪, re	SEL UXI	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,							/VIEDO	RSEERR
										WRFIF	0			RDFIF	
															-

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CHIME	FIFOCN	і і, турє	K, Off	set UX	204, re	set UX	0.000.00								
														WTAV	
EPIIM,	, type F	R/W, off	set 0x	210, re	set 0x	0.000	000					1			
													WRIM	RDIM	⊞R M
EPIRIS	S, type	R, offs	et 0x2	14, res	et 0x0	000.00	00	ı				1			
													WARE	RDRIS	1111 6
EPIMIS	S, type	R, offs	et 0x2	18, res	et 0x0	000.00	00								
													WRMS	ROMS	EFFRMS
EPIEIS	SC, typ	e R/W1	C, offs	set 0x2	1C, res	set 0x0	000.00	00							
													\A78F7 #1	Сам	TOUT
Com			o. T										VVII-UIL	POPIL	TOUT
	eral-F														
Timer	1 base	e: 0x40	003.10	000											
	2 base 3 base														
	CFG, t				00, res	et 0x00	000.000	00							
	,														
													G	PTMCF	-G
GPTM	TAMR,	type R	/W, off	set 0x	004, re	set 0x	0000.00	000							
									TAVOT	TAME	TACOR	TAAMS	TACMR	TA	MR
GPTM	TBMR,	type R	t/W, of	tset 0x	008, re	set 0x	0000.0	000							
								TENAR	TRACT	TRME	TRITTE	TRANS	TBOMR	TR	MR
GPTM	CTL, ty	/pe R/V	V, offse	et 0x00	C, res	et 0x00	000.000			عاالاي <u>.</u>	،سر	טאיייי	, JUNIX	10	
					,										
	TBPWWL	TBOTE		TBE\	/ENT	TESTAL	TBEN		7ARWL	TAOTE	RIŒN	TAE	VENT	TASTAL	TAEN
GPTM	IMR, ty	pe R/V	V, offse	et 0x01	8, rese	t 0x00	00.000	0							
					CB ∃ M						TAMM	RTOM	CAEIM	CAMM	TATOM
GPTM	RIS, ty	pe RO,	offset	0x01C	, reset	0x000	0.0000					1			
				TDA/DC	CEEFTS:	(D) (E)	DOME				TAN ACIC	DICOR	CAERS	CW/EE	TATOER
GPTM	MIS, ty	ne RO	offset								HVNO	Richo	ОШО	CHVNO	HUNG
0	iviio, ty	pe ito	, 011361	0.020	, 10301	. 0,000	0.0000								
				TBM/6	CEEM6	CBM6	TBIOM6				TAMAS	RIOMS	CAEMS	CAM/6	TAKOME
GPTM	ICR, ty	pe W1	C, offs	et 0x02	24, res	et 0x00	000.000	0							
				TBM01T	CEECINT	CBMONT	BOM				TAMONT	RICONT	CAEINT	CAMONT	TACON
GPTM	TAILR,	type R	W, of	fset 0x	028, re	set 0x	FFFF.F	FFF							
								LRH							
		_						LRL							
GPTM	TBILR,	type F	R/W, of	fset 0x	02C, r	eset 0x	0000.F	FFF							
							TD	l Di							
CDTM	TAMAT	CHP 4	vnc P	/M off	eat nun	30 ***		LRL FFF FF	FF						
JF 11VI	IAWA	o⊓K, l	ype K	av, Offs	JUL UXU	JU, FES		rrr.rr //RH							
								/IRH /IRL							
							(Al								

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPTN	ITBMA	TCHR,	type R	/W, off	set 0x()34, res	set 0x0	000.FF	FF						
							TDI	 MRL							
GPTM	ITAPP	, type F	R/W. off	fset Ovi	038 re	set Nyf									
01 111		, type i			550, 16	Jet UAC									
											TAF	PSR			
GPTN	ITBPR	, type F	R/W, of	fset 0x	03C, re	set 0x	0.000	000							
											ТВІ	SR			
GPTN	ITAR, t	type R0), offse	et 0x04	8, rese	t 0xFFI	FF.FFF	F							
								RH							
								RL_							
GPTN	ITBR, 1	type R0	ر, offse	et 0x04 	C, rese	et OxOO	UO.FFF	F 							
							TE	 RL							
GPTM	ITAV. fr	ype RO). offse	t 0x050), reset	0xFFF									
J	. , t	, , , , , , ,	, 0.100		.,			VH							
								۷L							
GPTN	ITBV, t	ype RC), offse	t 0x054	4, rese	t 0x000	0.FFFI	•							
							TE	SVL							
		g Tim													
WDT	0 base	e: 0x40 e: 0x40	000.00	000											
		type R			00. res	et OvF	FFFFF	FF							
	-JAD,	-3 pe iv	, 0118	0.00	-0, 103	J. JAI		LOAD							
								LOAD							
WDT\	/ALUE	, type F	RO, offs	set 0x0	04, res	et 0xF									
							WDT	/ALUE							
							WDT	/ALUE							
WDT	CTL, ty	pe R/W	, offse	t 0x008	3, reset	0x000	0.0000	for WI	OT0, 0x	8000.0	000 fo	r WDT			
WRC															
														RESEN	NIEN
WDTI	CR, ty	pe WO,	offset	0x00C	, reset	-									
								NTCLR							
WE	ne r		_#- ·	0040	mac - 1 - 1	\		NTCLR							
WUTF	ιιο, typ	pe RO,	omset	UXU10,	reset (XUU00	.0000								
															WDIRE
WDT	AIS, tvi	pe RO,	offset	0x014	reset ()x0000	.0000								VIDINO
	, ۱	poo,	J.1361		. 5561		.5550								
															WDIM6
WDT1	EST, t	ype R/\	N, offs	et 0x41	8, rese	t 0x00	00.000	0							
							STALL								
WDTL	оск,	type R	W, offs	set 0xC	00, res	et 0x0	000.00	00							
							WDT	LOCK							
							WDT	LOCK							
WDTF	Periphl	D4, typ	e RO,	offset (0xFD0,	reset (0x0000	.0000							
											PI	D4			

				r											
31	30 14	29	28 12	27	26	25 9	24 8	23	22 6	21	20	19	18	17	16
15 WDTP	eriphI	13 5. tvn e		11 offset	10 0xFD4			7	0	5	4	_ <u> </u>	2	1	U
۱۰۰۱۳	SHPIIIL	, .ypt	, (-A1 D4,		-2000	.5500							
											Р	I ID5			
WDTP	eriphI	06, type	RO,	offset	0xFD8,	reset	0x0000	.0000							
											Р	D6			
WDTP	eriphI	7, type	e RO,	offset	0xFDC	reset	0x0000	.0000							
											L	ID7			
WDTD	eriphI	10 tur	PO :	offect	OVEEU	rosot f	20000	0005			Р	ID7			
W J I P	SUBIII	ν, type	, KO, (JIISEL	VAI EU,	. 6361	JAUUUU								
											P	I ID0			
WDTP	eriphI	01, type	e RO,	offset	0xFE4,	reset (0x0000	.0018							
											Р	ID1			
WDTP	eriphI	2, type	RO,	offset	0xFE8,	reset (0x0000	.0018							
								<u> </u>			P	ID2			
WDTP	eriphI	3, type	RO,	offset	0xFEC,	reset	0x0000	.0001							
												ID3			
WDTD	Collina) type	PO of	fect fo	/EE^ ~	0004 0-	,0000 O	000			Р	ID3			
אוטאי	CellID	, type	KU, 01	iset 0	KCFU, P	eset UX	.0000.0	טטט							
											C	ID0			
WDTP	CellID1	, type	RO, of	fset 0:	xFF4, r	eset 0x	(0000.0	0F0							
- 1		,,,,,	-, 5.	., 3.	,,.										
											С	ID1			
WDTP	CellID2	type	RO, of	ffset 0	xFF8, r	eset 0x	(0000.0	006							
											С	ID2			
WDTP	CellID	s, type	RO, of	ffset 0	ĸFFC, r	eset 0	x0000.0	0B1							
											С	ID3			
	og-to				rter (ADC)								
) base I base														
	CTSS,				000, re	set 0x(000.00	00							
												ASEN3	ASEN2	ASEN1	ASEN0
ADCR	IS, type	RO, o	ffset ()x004,	reset 0	x0000	.0000					•			
															NRDC
												INR3	INR2	INR1	INR0
ADCIN	/I, type	R/W, o	ffset 0	x008,	reset 0	x0000.	0000								
												D00 % 33	DCD\\$52	DCDASSI	DCD\\$\$0
												MASKS	MASK2	MASK1	MASKO
ADCIS	SC, type	R/W1	C, offs	et 0x0	OC, res	set 0x0	000.00	00							
												-	D0NSS2		
ADOC	CTAT :		N/40	effe - 1	0040)0000	0000				IN3	IN2	IN1	IN0
ADCO	STAT, 1	ype R/	vv1C,	OTTSET	UXU1U,	reset (XUUU0.	0000							
												0)/3	0\/2	0)/1	0)/0
												003	OV2	UVT	UVU

0:	0.5	05	0.5		0.5	0-	٠.		0.5	. .		1	4-		
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19	18	17	16
		ype R/W							J	J	-			'	U
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, 5		.,										
	ΕN	13			EI	/12			El	M1			E	M0	
ADCU	STAT, 1	ype R/V	V1C,	offset (x018,	reset 0	x0000	.0000							
												UV3	UV2	UV1	UV0
ADCS	SPRI, t	ype R/W	V, offs	set 0x0	20, res	et 0x0(000.32	10							
		SS	3			.5!	S2			S	S1			S	S0
ADCP	SSI. tv	pe WO,		t 0x028	. reset						-				
GB/NC	- , -,	,		SYOVAT											
												SS3	SS2	SS1	SS0
ADCS	AC, typ	e R/W,	offse	t 0x030	, reset	0x000	0.0000								
														AVG	
ADCD	CISC, 1	type R/V	V1C,	offset ()x034,	reset 0	x0000	.0000							
									DC#		DC* ***		D74.***	D74.***	D
ADCC	TI Acc	o B/M	offer -	0.022	W0 +	02000	0.000		LUNI6	LUNI5	LUNI4	DONI3	LUNI2	LUNI1	LUNI0
ADCC	ı∟, typ	e R/W,	orrset	UXU38	, reset	UXUUU	J.UUU0								
															VREF
ADCS	SMUX), type R	R/W. c	offset 0	x040. r	eset 0	k0000.	0000							
	MU		., -			JX6			MU	JX5			MU	JX4	
	MU					JX2				JX1				JX0	
ADCS	SCTL0	, type R	/W, o	ffset 0x	044, re	eset 0x	0000.0	000							
TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCS	SFIFO), type F	RO, of	ffset 0x	048, re	set 0x	0.000	000							
										DA	ATA				
ADCS	SFIFO	1, type F	RO, of	ffset 0x	068, re	eset 0x	0000.0	000				1			
										DA	ATA				
ADCS	SEIFO	2, type F	2O of	ffset Ox	088 re	set Ox	0000 0	000		- DF	11/1				
ABOU	0 0.	-, t yp c 1	10, 0.			Jour ox									
										DA	ATA				
ADCS	SFIFO	3, type F	RO, of	ffset 0x	0A8, r	eset 0x	0000.0	0000							
										DA	ATA				
ADCS	SFSTA	T0, type	RO,	offset (0x04C,	reset	0x0000	.0100							
			FULL				EMPTY		HP	TR			TF	TR	
ADCS	SFSTA	T1, type	RO,	offset (0x06C,	reset	0x0000	.0100							
							D. 6777 1			TD				TD	
ABOS	0505		FULL	- 55	2000		EMPTY	0400	HP	TR			TF	TR	
ADCS	SFSTA	T2, type	RO,	orrset (JXU8C,	reset	UX0000	.0100							
			FULL				EMPIY		НЕ	TR			ТС	TR	
ADCS	SFSTA	T3, type		offset (OxnAC	reset		0.0100	111	111			11	***	
	J. J.A	. o, type	,			, ,,,,,,,,	2,300								
		F	FULL				EMPIY		HF	TR			TF	PTR	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCS	SOP0,	type R		set 0x0)50, re	set 0x0		00			-				OD
			SDOOP SDOOP				\$5000P \$2000P				SIDOP				SECOP
ADCC	SDC0,	tune P		ent five	154 ===	ent Ovo		00			SDCOP				SDCOP
ADCO	87DC		, vv, O115	JUL UXU		Set UXU CSEL		JU	SSD	CSEL			SADA	CSEL	
	S3DC					CSEL				CSEL				CSEL	
ADCS	SMUX		R/W. o	ffset O			ر0000 ر	0000					200		
	J O ,	., ., po	, 0		, 1	3550									
	MU	X3			ML	JX2			MU	JX1			ML	JX0	
ADCS	SMUX		R/W. o	ffset 0:			×0000.0	0000						-	
					-,-										
	MU	X3			MU	JX2			М	JX1			MU	JX0	
ADCS	SCTL1		R/W, of	fset 0x	064, r	eset 0x	0000.0	000				-			
					,										
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
	SCTL2														
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
	SOP1,									1	1			1	
					,										
			S1000P				S2000P				SDOOP				S0000P
ADCS	SOP2,	type R	/W, offs	set 0x0)90, re	set 0x0	000.00	00							
	,														
			S1000P				S2000P				SDOOP				SEDECEP
ADCS	SDC1,	type R	/W, offs	set 0x0)74, re	set 0x0	000.00	00							
	,	,, -, .	, =		,										
	S3DC	CSEL			S2D	CSEL			S1D	CSEL			SOD	CSEL	
ADCS	SDC2,		/W. offs	set 0x0			000.00	00							
		,,	<u> </u>												
	S3DC	CSEL			S2D	CSEL			S1D	CSEL			SOD	CSEL	
ADCS	SMUX		R/W, o	ffset 0:			x0000.	0000							
			1												
													ML	JX0	
ADCS	SCTL3	, type l	R/W, of	fset 0x	0A4, r	eset 0x	0000.0	002							
		,	, ,,		-,•										
												TS0	IE0	END0	D0
ADCS	SOP3,	type R	/W, offs	set 0x0)B0. re	set 0x0	000.00	00							
	. J. U ,	۰, ۵۰ ۱۱	, 5.11		, 10	JA									
															S1000P
ADCS	SDC3,	type P	/W. offe	set Ovo)B4 re	set Ovi	0000 00	000							
7503	JD03,	ype K	, , , , Oils	JOI UAL	,,, ie	Jet UX		.50							
													SUD	CSEL	
ADCD	CRIC,	type P	/W offe	eat Ove	000 50	eat nyn	000.00	00					500	JULL	
ADCD	orio,	ype K	vv, ons	oci UXL	,oo, re	SEL UXU	JUU.UU		LL.LDUX:	LUJEUS:	יכוסורות	DOFFG3	משברות	המשרות	ענוסוגיון
												DONI3			
									LUNIO	CIVID	LUNH	LUNIS	LUNIZ	LUNII	LUNIO
			D												
ADCD	CCTLO	, type	R/W, of	fset 0x	¢Ε00, r	eset 0x	(0000.C	1000							
ADCD	CCTLO), type						000			OIF		10		INA
			CTE	C1	ГС	C ⁻	ГМ				CIE	Cl	IC	С	IM
	CCTL0		CTE	C1	ГС	C ⁻	ГМ				CIE	C	IC	С	IM
			CTE	C1	ГС (Е04, г	CTreset 0x	ГМ				CIE	CI			IM IM

												1			T
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19	18	17	16 0
			R/W, of						U	J	-	1 3		'	U
A505	331L2	, .ype	, 01	.561 0	vo, I	3361 07									
			CTE	C	TC	СТ	ГМ				CIE	С	IC	С	IM
ADCD	CCTL3	, type	R/W, of	fset 0	xE0C,	reset 0	x0000.	0000							
			CTE		TC	СТ					CIE	С	IC	С	IM
ADCD	CCTL4	, type	R/W, of	fset 0	хE10, г	eset 0x	(0000.0	0000							
			CTE	C.	TC	0.7	FN 4				CIE	ļ ,	10		18.4
ADCD	CCTLE	typo	CTE R/W, of		TC	CT		2000		ļ	CIE		IC	C	IM
ADOD	OOILO	, type		1361 0	AL 17, 1	0301 02									
			CTE	C.	TC	C1	ГМ				CIE	С	IC	С	IM
ADCD	CCTL6	, type	R/W, of			eset 0x	(0000.0	0000							
			CTE		тс	СТ					CIE	С	IC	С	IM
ADCD	CCTL7	, type	R/W, of	fset 0	xE1C,	reset 0	x0000.	0000							
4000	00::5		CTE		TC	C1		0000			CIE	_ C	IC	С	IM
ADCD	CCMP	, type	R/W, o	rrset (JXE40,	reset 0:	x0000.	0000			MP1				
											MP0				
ADCD	CCMP	l, type	R/W, o	ffset ()xE44.	reset 0	x0000	0000			0				
		, ,,,			,					СО	MP1				
										CO	MP0				
ADCD	ССМР	2, type	R/W, o	ffset ()xE48,	reset 0	x0000.	0000							
										СО	MP1				
										CO	MP0				
ADCD	CCMP	3, type	R/W, o	ffset (xE4C,	reset 0	x0000	.0000							
											MP1				
ADCD	CCMD		D/M a	ee) E0	O		0000		- 00	MP0				
ADCD	CCMP	ı, type	R/W, o	mset u	JXE5U,	reset u	XUUUU.	0000		CO	MP1				
											MP0				
ADCD	CCMP	5, type	R/W, o	ffset 0)xE54,	reset 0:	x0000.	0000			-				
										CO	MP1				
										СО	MP0				
ADCD	ССМР	s, type	R/W, o	ffset ()xE58,	reset 0	x0000.	0000							
											MP1				
										СО	MP0				
ADCD	CCMP	, type	R/W, o	ffset (xE5C,	reset 0	x0000	.0000							
											MP1				
I I e t		A					/T:		!44 c		MP0				
UART UART	Γ0 bas Γ1 bas	e: 0x4 e: 0x4	nchro 1000.C 1000.D 1000.E	000	s Red	ceiver	s/Tra	ansm	itters	(UA	KIS)				
_			, offset), reset	0x000	0.0000								
	, -, ,														
				OE	BE	PE	FE				DA	ATA			
UART	RSR/U	ARTE	CR, type	e RO,	offset	0x004, ı	reset 0	x0000.	0000 (Reads)				
												OE	BE	PE	FE

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UARTE	RSR/U	ARTEC	CR, typ	e WO,	offset	0x004,	reset (0x0000	.0000	Writes)				
											D/	 ATA			
UARTE	-P tvn	e PO	offset	0v018	reset	20000	nnan				- DF	NIA .			
UAKII	r, typ	e KO,	Oliset	 	16361		.0090								
							RI	TXFE	RXFF	TXFF	RXFE	BUSY	DCD	DSR	CTS
UARTI	LPR, t	ype R/	W, offs	et 0x0	20, res	et 0x00	000.000								
											ILPE	VSR			
UARTI	BRD, 1	ype R/	W, offs	set 0x0	24, res	et 0x0	00.00	00							
							DIV	INT							
UARTE	BRD,	type R	/W, off	set 0x	028, re	set 0x0	00.00	00							
												DIV/5	DAG		
LIADTI	OBU	D	0A/ - 66		200		2000 00					DIVE	RAC		
UARTL	_CRH,	type R	/W, off	set uxi	02C, re	set ux	0000.00	100							
								SPS	\/\/I	LEN	FEN	STP2	EPS	PFN	BRK
UARTO	CTL, fv	pe R/V	V, offse	et 0x03	0, rese	t 0x00	00.030					10.12	3	4	2.41
	, -,	,	,		.,										
CISEN	RISEN			RTS	DTR	RXE	TXE	LBE	essedN	HSE	EOT	SWART	SIRLP	SIREN	UARIEN
UARTI	FLS, t	pe R/\	W, offs												
										F	XIFLSI	ĖL	Т	XIFLSE	EL
UARTI	M, typ	e R/W,	offset	0x038,	reset	0x0000	0.0000								
LMEEM									RTIM	TXIM	RXIM				
UARTE	RIS, ty	pe RO,	offset	0x03C	, reset	0x000	0.000F	ı			I	1		I	I
IA ETTE	II CCC	IA COTTO			OTTO	DEDIO	DEDIO	EEDIO.	DIIDIO	70/010	DVDIO				
LMESTS			-664	0.040				FERIS	KIRIS	TXRIS	RANG				
UARTI	viiS, ty	pe KU	, onsei	UXU4U	, reset	UXUUU	0.0000								
LIMESIM6	IMPM6	II.AFFA.AF			OFMS	BEMIS	PEMS	FEMIS	RIMS	TXMS	RXMS				
UARTI			C. offs	et 0x04					2	174410					
	, -,	,	_,		,										
					OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				
UARTI	DMAC	ΓL, typ	e R/W,	offset	0x048	reset	0x0000	.0000							
													DMAER	TXOMAE	ROME
UARTL	CTL,	ype R	/W, offs	set 0x0	90, res	set 0x0	000.00	00							
										BL	.EN				MASTER
UARTL	SS, ty	pe RO	, offse	t 0x094	1, reset	0x000	0.0000								
								SS							
UARTL	_TIM, t	ype RC	O, offse	et 0x09	8, rese	t 0x00	00.000)				1			
							T14	IED.							
HART	One le le	D4 4	no PC	offe - 1	٥٧٥٥	roc-		1ER							
UARTE	eripn	⊔4, ty∣	pe KO,	onset	UXFD0	, reset	UXUU0	v.vu00 							
											PI	D4			
								I			71	J-7			

24	20	20	20	27	26	25	24	22	22	24	20	10	10	17	10
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19	18	17	16 0
\vdash					0xFD4										
											Р	D5			
UART	Periphl	D6, typ	e RO,	offset	0xFD8	, reset	0x000	0.0000							
											P	D6			
UART	Periphl	D7. tvn	e RO.	offset	0xFDC	. rese	t 0x000	0.0000			-	100			
-			,			,									
											Р	ID7			
UART	Periphl	D0, typ	e RO,	offset	0xFE0	, reset	0x000	0.0060							
											Р	ID0			
UART	Periphl	D1, typ	e RO,	offset	0xFE4	, reset	0x000	0.0000							
											P	D1			
UART	Periphl	D2, tvn	e RO.	offset	0xFE8	, reset	0x000	0.0018							
		, -5 P	,			,,									
											Р	ID2			
UART	Periphl	D3, typ	e RO,	offset	0xFEC	, rese	0x000	0.0001							
											Р	ID3			
UART	PCellID	0, type	RO, c	ffset (0xFF0,	reset 0	x0000	.000D							
												ID0			
IIADT	PCellic	1 1	PC 1	ffeat (0xFF4,	roent (×0000	0050			C	ID0			
JARI	Cent	ı, type	κυ, α	mset (-λι·Γ4,	eset t		.5070							
											С	l ID1			
UART	PCellic	2, type	RO, c	offset (0xFF8,	reset 0	x0000	.0005							
											С	ID2			
UART	PCellic	3, type	RO, c	offset (xFFC,	reset (0x0000	.00B1							
	_										С	ID3			
		ous 9 0x400			rface	(SSI)								
		0x4000													
SSICR	0, type	R/W, c	offset (0x000,	reset 0	x0000	.0000								
			SC					SPH	SPO	F	RF		D	SS	
SSICR	1, type	R/W, c	offset (0x004,	reset 0	x0000	.0000								
											FOT	005	MO	005	LDM
SSIDE	type	R/W of	feet O	(NN8 =	eset 0x	0000	2000				EOT	SOD	MS	SSE	LBM
SSIDK	, type	WW, OT	1561 A)	.000, F	eset UX		,000								
							D	ATA							
SSISR	t, type l	RO, off	set 0x	00C, re	eset 0x	0.000									
											BSY	RFF	RNE	TNF	TFE
SSICP	SR, ty	oe R/W,	offse	t 0x01	0, reset	0x000	0.000)							
											CPS	DVSR			

24	20	20	20	27	20	25	24	22	20	24	20	10	40	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19	18	17	16 0
					eset 0x			I -							
												TXIM	RXIM	RTIM	RORM
SSIRIS	S, type	RO, of	fset 0x	κ 018 , r	eset 0x	0000.0	800								
												TYDIC	DVDIC	RTRIS	DOTTE
SSIMI	S. type	RO. of	ffset Ox	x01C.	reset 0	×0000	0000					IMO	IWNO	KINO	TONO
	o, .ypc	110, 0	11001 02												
												TXMS	RXMS	RTMS	FORM6
SSIICI	R, type	W1C,	offset	0x020	, reset (0x0000	.0000								
														RTIC	RORIC
SSIDN	IACTL	type F	₹/W, of	tset 0:	x024, re	eset 0x	0000.0	000							
														TXOME	ROME
SSIPe	riphID	I, type	RO, of	fset 0	xFD0, r	eset 0x	c0000.0	0000				1			
											Р	ID4			
SSIPe	riphID	, type	RO, of	fset 0	xFD4, r	eset 0	(0000.0	0000							
00:5	-l1 15		DO .		-EBA		-0000				Р	ID5			
SSIPe	rıphID(, type	KU, of	TSet 0	xFD8, r	eset 0x	c0000.0	1000							
											P	ID6			
SSIPe	riphID	, type	RO, of	fset 0:	xFDC, r	reset 0:	x0000.	0000							
											Р	ID7			
SSIPe	riphID), type	RO, of	fset 0	xFE0, r	eset 0>	(0000.C	0022							
2015											P	ID0			
SSIPe	ripniD	i, type	KU, of	TSet 0:	xFE4, r	eset 0x	(0000.0	0000							
											P	l ID1			
SSIPe	riphID2	2, type	RO, of	fset 0	xFE8, r	eset 0x	c0000.0	018							
											Р	ID2			
SSIPe	riphID	3, type	RO, of	fset 0	xFEC, r	eset 0	x0000.	0001							
00100	-11150	A	0				000 00				Р	ID3			
SSIPC	eiiiD0,	type R	O, offs	set Oxi	FF0, res	set 0x0	00.00	טט 							
											С	ID0			
SSIPC	ellID1,	type R	O, offs	set 0x	FF4, res	set 0x0	000.00	F0				-			
											С	ID1			
SSIPC	eIIID2,	type R	O, offs	set 0x	FF8, res	set 0x0	000.00	05							
COLDO	ollino.	ture -	0 "	204.0	EEC	004.0-	1000 00	\			С	ID2			
SSIPC	eiiiD3,	туре к	o, oris	Set UX	FFC, re	set uxt	.000.00	ופו							
											C	ID3			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Inter	-Integ	grate	d Cir	cuit ((I ² C)	Interf	ace								
I ² C N	/laste	r													
I2C M	laster	0 base	e: 0x4	002.0	000										
	laster														
IZCMS	A, type	e R/W,	offset	UX000,	, reset	0x0000	0.0000					1			
											C 4				D/C
120140	· e	n BC	es - + *	V004	*00-4 C	2×0000	0000 (] 			SA				R/S
IZCMC	ວ, type	e KO, d	onset C	x004,	reset ()x0000.	.0000 (I	≺eads) ∣							
									R (DDC)	IDI E	ДДЭСТ	Dan	ΔΠD(Ων	EFFOR	BI ISA
I2CMC	'S tur	. WO	offect	0×004	rosot	0x0000	0000 /	Writes		IDLE	Arab)	יאיני	ADKU.	шток	זכטם
IZCIVIC	ο, type	e vvO,	onset	UXUU4,	reset	UXUUUU	.0000 (vviites 	,						
												ACK	STOP	START	RIIN
I2CMD	R type	e R/W	offeet	በአሀሀሪ	reset	Uxuuu	0,000					LACK	UIUF	OIAI	INDIN
12 S WIL	r., typi	 ,	Juset		, 16361	22000									
											D/	I ATA			
I2CMT	DP 50	ne P/A	offee	t Ovoc	C rose	et 0x00	00.000	<u> </u>				·i/A			
IZCIVI I	r-rx, ty	PE K/W	, onse	. 0200	o, rese	, UXUU	.000								
											т	 PR			
ISCMI	MD 6	10 P/M	offor	100010) rese	t Ovoon	0.000				- 11	IX.			
IZCIVIII	virk, typ	Je R/VV	, onse	UXU10	, rese	t 0x000	·J.JJUU								
															18.4
12011)IC 4	- PC	off+	0404.4	205-4	0×000	0000								IM
12CMR	ດຣ, typ	e KO,	orrset	υχυ14, 	reset	0x0000	.0000								
															Dio
															RIS
12CMN	niS, typ	e RO,	offset	Ux018,	, reset	UX0000	0.0000	1				1			
															1.00
															MIS
12CMIC	CR, typ	e WO,	offset	0x01C	, reset	0x000	0.0000	1						ı	
															IC
12CMC	R, type	e R/W,	offset	0x020,	, reset	0x0000	0.0000								
										SFE	MFE				LPBK
Inter		grate	d Cir	cuit ((I ² C)	Interf	ace								
I ² C S	lave														
I2C S	lave 0	base:	0x40	02.08	00										
	lave 1														
I2CSO	AR, ty	pe R/W	, offse	t 0x00	0, rese	t 0x000	00.000	1							
												OAR			
12CSC	SR, typ	oe RO,	offset	0x004	, reset	0x0000	0.0000	(Reads	5)						
													FBR	TREQ	RREQ
12CSC	SR, typ	oe WO	, offset	0x004	1, reset	t 0x000	0.0000	(Write	s)						
															DA
12CSD	R, type	R/W,	offset	0x008,	reset	0x0000	.0000								
											DA	ATA			
12CSIN	/IR, typ	e R/W,	offset	0x00C	, rese	t 0x000	0.0000								
													STORM	SIARIM	DATAM

C.4	00		00		200	0.5	٠.			٠.		10	10		
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19 3	18	17	16
			offset (_ ′	J	J	7			'	U
.2001	.s, typ	.	311361	- AU 10,	. 5561		.5550								
													SIOTHS	SARTE	DATAB
I2CSM	IS, typ	e RO,	offset (0x014,	reset (0x0000	.0000								
													STOFME	SARANS	D\$FAM6
12CSIC	R, typ	e WO,	offset	0x018	reset	0x0000	.0000								
													STORC	SIARIC	DATAC
Inter- Base			ed Cir	cuit (Soun	d (I-S) Inte	erface	9						
12STXI	FIFO, t	ype W	O, offs	et 0x0	00, res	et 0x00	00.000	0							
							TXF	IFO							
								IFO							
12STXI	FIFOCI	FG, ty	pe R/W,	offse	t 0x004	, reset	0x000	0.0000							
														000	
IDOTY	250 1	5	NAL CEE	-4.0	00	-4.04.	00.75							CSS	LRS
12STX	⊌FG, ty		W, offs						MOI						
			DLY SZ	SCP	LRP	VV	/M	FMT	MSL OSZ						
I2STYI	IMIT 1		SZ Z/W, offs	set Ovi	OC re-	set Ovo	000 00		, ₀ ,_						
.2017	_117111,	ype K	, Oils	JOI UAL	, , , , , e	JOL UAU	300.00								
													LIMIT		
I2STXI	SM, tv	pe R/\	N, offse	t 0x01	0, rese	t 0x000	00.000)							
															FFI
															FFM
I2STXI	LEV, ty	pe RC), offset	t 0x01	B, reset	0x000	0.0000								
													LEVEL		
I2SRXI	FIFO, t	ype R	O, offs	et 0x80	00, rese	et 0x00	00.000	0							
							RXI	FIFO							
							RXI	IFO							
I2SRX	FIFOC	FG, ty	pe R/W	, offse	t 0x804	, reset	0x000	0.0000							
													FMM	CSS	LRS
I2SRX	CFG, t		/W, offs			et 0x14	1	F0	1						
			DLY	SCP	LRP		RM		MSL						
100=:-			SZ						OSZ						
I2SRX	LIMIT,	type F	R/W, off	set 0x	BOC, re	set 0x0	0000.7F	FF				1			
													LIMIT		
ISEBA	SM 4	no P	N offer	of 0~04	0 ross	t 0×00	00.000	<u> </u>					LIIVIII		
IZORA	i Sivi, ty	he K/	W, offse	טאס ו	o, rese	L UXUU		, 							FFI
															FFM
I2SRXI	LEV. fv	pe RC	D, offse	t 0x81	8. reset	t 0x000	0.000								
	, .,	pe 140	, 51100		_,.556										
													LEVEL		
12SCF	G, type	R/W,	offset	0xC00	reset	0x0000	.0000								
										RXSLV	TXSLV			RXEN	TXEN

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15 I2SIM ,	14	13 2/W off	12	11 C10 re	10	9	8	7	6	5	4	3	2	1	0
izolivi,	type R	u vv, UII	SEL UX	o 10, 16	JOEL UX	5550.0									
										RXRE	RXFSR			TXWE	TXFSR
I2SRIS	, type	RO, of	set 0x	C14, r	eset 0x	0.000	000				-				
										RXRE	RXFSR			TXWE	TXFSR
12SMIS	type,	RO, of	fset 0x	C18, r	eset 0x	c 0000.0	0000								
										DVC=	Dec			T)44-	T\4T*-
I2SIC,	tuno 14	10 off	ot Ove	10	ent Orr	0000 0	000			KXRE	RMSR			IXVVE	TXFSR
12310,	rahe M	o, ons	oc ux	, 10, re	JOEL UX										
										RXRE				TXWE	
Cont	rolle	r Area	a Net	work	(CA	N) Mo	odule								
CAN0	base	: 0x40	04.00	00	Ì										
CANO:						0	0.000								
CANC	ı∟, typ	e K/W,	orrset	UX000	, reset	UX000	v.0001								
								TEST	CCE	DAR		EIE	SIE	IE	INIT
CANS	ΓS, typ	e R/W.	offset	0x004	, reset	0x000	0.0000	1.201	JUL	2, 110					
	. 71	-,													
								BOFF	EVARN	EPASS	RXOK	TXOK		LEC	
CANE	RR, typ	oe RO,	offset	0x008	, reset	0x0000	0.0000								
RP				REC							TE	EC			
CANBI	T, type	e R/W, o	offset ()x00C,	, reset	0x0000	.2301								
		TSEG2			TSE	-G1		9	JW			PI	RP		
CANIN				x010. ı			0000	3.					VI .		
	, -, -,			, '			•								
							IN.	TID							
CANTS	ST, typ	e R/W,	offset	0x014	, reset	0x0000	0.0000								
								RX	Т	X	LBACK	SLENT	BASIC		
CANBI	RPE, ty	ype R/V	V, offs	et 0x0	18, res	et 0x00	00.000	0							
CANIE	10B0	6 1000	MA	foct o	020 =	nost o	0000.0	004				<u> </u>	BR	RPE	
CANIF	TUKŲ,	type F	vv, of	iset Ux	u∠u, re	set UX	UUUU.0	001							
BUSY												MN	IUM		
CANIF	2CRQ.	type F	k/W, of	fset 0x	080, re	eset 0x	0.000	001							
	.,,														
BUSY												MN	IUM		
CANIF	1CMSI	K, type	R/W, o	offset (0x024,	reset 0	x0000.	.0000						-	
								WANED	MASK	ARB	CONFOL	CENTRAD	NEWDAT /	DATAA	DATAB
													TXFQST		
CANIF	2CMSI	K, type	R/W, o	offset (0x084,	reset 0	x0000.	.0000							
								WAND	MASK	ARB	CONFOL	CENTRO	NEWDAT /	DATAA	DATAB

	1					1		ſ				_			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15 CANIE	14 1MSK1	13	12 P/W 6	11	10	9 reset 0	8	7 FFF	6	5	4	3	2	1	0
CANIF	INION	i, type	17.44, (, iset t	,AU20,	1 6361 U		TIF							
							M	SK							
CANIF	2MSK1	l, type	R/W, c	offset 0)x088,	reset 0	x0000.l	FFF							
_								SK							
CANIF	1MSK2	2, type	R/W, o	offset 0)x02C,	reset 0	x0000.	FFFF							
MXTD	MDID								MSK						
	2MSK2	2. tvne	R/W	offset ()x08C	reset 0	x0nnn	FFFF	NOIN						
- a a a		., ., po	, (,										
MXTD	MDIR								MSK						
CANIF	1ARB1	, type	R/W, c	offset 0	x030, ı	reset 0	k0000.0	0000							
							I.								
CANIF	2ARB1	, type	R/W, c	offset 0	x090, ı	reset 0	k0000.0	0000							
CANIF	1 4 P P P	tunc	D/M -	offers 1	v024 :	rocc+ A	ا ۱۹۹۸								
CANIF	1ARB2	., суре	VV, C	mset U	AU34, I	eset U	.0000.0	,000							
M83AL	XTD	DIR							ID						
	2ARB2		R/W, c	offset 0	x094, ı	reset 0	k0000.0	0000							
M83AL	XTD	DIR							ID						
CANIF	1MCTL	, type	R/W, o	offset 0)x038,	reset 0	x0000.	0000							
	MSGST												D	LC	
CANIF	2MCTL	., type	K/W, C	onset 0	XU98,	reset 0	xUU00.(1000							
NE/VDAT	MSGST	NIFND	UMASK	TXIF	RXIF	RMIEN	TKCST	EOB					D	LC	
	1DA1,														
	,	,	,		,										
							DA	TΑ							
CANIF	1DA2,	type R	/W, of	fset 0x	040, re	set 0x0	000.00	00							
								TA							
CANIF	1DB1,	type R	/W, of	fset 0x	044, re	set 0x0	00.00	00							
							Δ.	TA.							
CANIE	1DB2,	type P	/W. of	fset Nv	048 ro	set Ovi									
CAN	, DDZ,	·ype r	UII	361 01	J-0, 16	Jet UX	.555.00								
							DA	TA							
CANIF	2DA1,	type R	/W, of	fset 0x	09C, re	set 0x	00.000	000							
							DA	TA							
CANIF	2DA2,	type R	/W, of	fset 0x	0A0, re	eset 0x	0000.00	000							
<u> </u>								TA							
CANIF	2DB1,	type R	/W, of	fset 0x	0A4, re	eset 0x	0000.00	000							
							D.4	ΤΛ							
							DA	TA							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CANII	F2DB2	2, type	R/W, of	fset 0x	0A8, re	set 0x	0.000	000							
								\TA							
CANT	YRO1	tyne !	RO, offs	ent Nv1	00 res	et Ovo		ATA nn							
CAN	- 11 1 W	, .ype 1	, 0118		-0, 103	J. JAU	200.000								
							TXF	I RQST							
CANT	XRQ2	, type I	RO, offs	set 0x1	04, res	et 0x0	000.000	00							
								QST							
CANN	IWDA	1, type	RO, off	set 0x	120, re:	set 0x0	00.00	00							
							NEV	 VDAT							
CANN	IWDA	2. type	RO, off	set 0x	124. re:	set 0x0									
-, 1141		_, .,po	, 011			_ U. UAU	353.00								
							NEV	I VDAT							
CANN	ISG1I	NT, typ	e RO, o	ffset 0	x140, r	eset 0	c0000.0	0000							
							INT	PND							
CANN	ISG2I	NT, typ	e RO, o	ffset 0:	x144, r	eset 0	c0000. 0	0000							
							.,	D.:-							
0	1001	/A.I. ·		- et - · ·				PND							
CANN	ารG1\	AL, ty	oe RO,	offset (JX160,	reset 0	XUU00.	0000							
							MSO	 GVAL							
CANN	ISG2\	/AL, tvi	oe RO,	offset (0x164.	reset 0									
		, -71	-,		,										
				1			MSC	SVAL				1			
Ethe	rnet	Cont	roller	•											
		MAC													
Base	0x40	04.80	00												
MACE	RIS/MA	CIACH	(, type	RO, off	set 0x	000, re	set 0x0	000.00	000 (Re	ads)					
											RXER	FOV	TXEMP	TXER	RXINT
MACF	RIS/MA	ACIAC	(, type \	WO, of	fset 0x	000, re	set 0x	0.000	000 (W	rites)					
									р-мл	MDINIT	RXER	FOV	TXPI.ID	TXER	BXIVIT
MACI	M. tvn	e R/W	offset ()x004	reset f	×0000	007F		1 1 IANI	IVENI	·	1,00	MUVP	INER	I VII VI
	, τγρ	J 10 11,	5.1361		. 5561 0		3011								
									PHNTM	MINIM	RXERM	FOM	TXEMPM	TXERM	F24NIIM
MACE	RCTL,	type R	/W, offs	et 0x0	08, res	et 0x00	000.000	18				-			1
											RSIFO	BADDEC	PRMS	AMUL	RXEN
MACT	CTL,	type R	W, offs	et 0x00	C, res	et 0x00	000.000	00							
											DUREX		CRC	PADEN	TXEN
MACE	OATA,	type R	O, offse	et 0x01	0, rese	t 0x000			ds)						
								DATA							
MACE	1ΔΤΛ	type \A	O, offs	ot Ovo4	0 ros	1 N~N^		OATA	(so						
WACL	AIA,	type W	J, JIIS	et UXUT	J, IESE	, UXUU		O (WITE DATA	.63)						
								DATA							
							.,,,								

31	30		28 27	26	25	24	23	22	21	20	19	18	17	16
15	14		12 11	10	9	8	7	6	5	4	3	2	1	0
MACIA	A0, type		ffset 0x014	l, reset	0x0000	0.0000	ı							
			MACOCT4								ОСТ3			
			MACOCT2							MAC	OCT1			
MACIA	A1, type	R/W, o	ffset 0x018	s, reset	0x0000	0.0000		ı		1			1	
			MACOCT6							MAC	OCT5			
MACT	HR, typ	e R/W,	offset 0x01	C, rese	t 0x000	00.003F	-							
											THE	RESH		
MACN	ICTL, t	ype R/W	, offset 0x0)20, res	et 0x00	00.000	00							
								- 1	REGAD	R			WAIE	START
MACN	IDV, ty	oe R/W,	offset 0x02	24, rese	t 0x000	0.0080								
										D	ΝV			
MACN	ITXD, t	ype R/W	, offset 0x0	02C, res	set 0x0	000.00	00							
						ME	TX							
MACN	IRXD, t	ype R/W	, offset 0x	030, res	set 0x0	000.00	00							
				1		ME	RX							
MACN	P, type	RO, off	set 0x034,	reset 0	x0000.0	0000								
											N	PR		
MACT	R, type	R/W. of	fset 0x038	, reset	0x0000	.0000								
	, ., p.	,		,										
														NEWIX
MACT	S tuno	D/M of	fset 0x03C	root	0×0000	0000								ILUVIX
WACI	S, type	K/VV, OI	ISEL UXUSC	, reset	UXUUUU	.0000	1							
														TOTAL
				<u> </u>										TSEN
MACL	ED, typ	e R/W,	offset 0x04	0, rese	t 0x000	0.0010	ı				1			
								LED	1[3:0]			LED	0[3:0]	
MDIX,	type R	/W, offs	et 0x044, re	eset 0x	0000.00	000								
														EN
Ethe	rnet (Contro	oller											
		jemen												
				000t 0	2400									
			ess 0x00, r			D.B.C.	00/-							
			NECEEN PANASON			LUPEX	COLT							
			ss 0x01, re		7849									
			0T_F 10T_H						ANEGC	RFAUT	ANEGA	LINK	JAB	EXTD
MR2, t	ype R0), addre	ss 0x02, re	set 0x0	161									
						OUI	21:6]							
MR3, t	ype R0), addre	ss 0x03, re	set 0xI	3410									
		OUI[5	:0]				M	IN				F	RN	
MR4, t	ype R/		ess 0x04, r	eset 0x	01E1						-			
NP		RF				A3	A2	A1	A0			S		
	vpe Ro		ss 0x05, re	set 0x0	0000					1				
	ACK		- 5 - 5.00, 10	UAC		7:0]						S		
			00.0000	004.0]				L		3		
WK6, t	уре к), addre	ss 0x06, re	set uxu	JUUU						1			
										PDF	LPNPA		PRX	LEANEGA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MR16	, type	R0, add	iress 0	x10, re	eset 0x	0040									
MP45	4.	204		0			S	R							
MR17,		EDPD	aress		reset 0	_	DOTO				REFCE	I DADOO	FGLS	D.ON.	
MP27			dress 0			ги-ых	POLS				NIGE	II-LLG-	FGLS	DICIN	
IVIIXZ7	, type	NO, au	ui ess c	, x 1D, 1	-						XPOL				
MR29	tyne	RO add	dress (l lx1D r	reset 0	×0000					74 OL				
IIII (ZO	, type	, uu		, x 15, 1				FONS	ANCINE	RETTS	LDIS	IPACKS	PDFIS	PRXIS	
MR30.	, type	R/W, ac	dress	0x1E,	reset 0	×0000		1-0		1		1	1		
		,						EONM	ANCOMP1	RELIM	LDIM	LEPOMM	PDFIM	PRXIM	
MR31	, type	R/W, ac	dress	0x1F,	reset 0	x00040									
			ATTONE									SPEED)		SCROS
Univ	ersa	l Seri	al Bu	s (U	SB) C	ontro	oller								
		05.000		٠,٠,	, •										
USBF	ADDR.	type F	R/W, off	set 0x	000, re	set 0x0	00								
											FL	JNCAD	DR		
USBP	OWER	type	R/W, of	fset 0	x001, r	eset 0x	20 (Ho	st Mod	le)						
												RESET	RESIME	S.SPEND	HARRIBA
USBP	OWER	type l	R/W, of	fset 0	x001, r	eset 0x	20 (De	vice M	ode)						
								150UP	SEPTCONN			RESET	RESUME	S.JSEEND	PARTIES
USBT	XIS, ty	pe RO,	offset	0x002	2, reset	0x0000)								
												EP3	EP2	EP1	EP0
USBR	XIS, ty	pe RO	, offset	0x004	4, reset	0x000	0								
												EP3	EP2	EP1	
USBT	XIE, ty	pe R/W	, offse	t 0x00	6, rese	t 0x000	F								
												EP3	EP2	EP1	EP0
USBR	XIE, ty	pe R/V	V, offse	t 0x00	8, rese	t 0x000	ÞΕ								
												EP3	EP2	EP1	
USBIS	s, type	RO, of	fset 0x	00A, r	eset 0x	(00 (Ho	st Mod	le)							
								VB.SEER?	SESTE Q	DBCON	Ω ν Ν	SOF	BABBE	RESUME	
USBIS	S, type	RO, of	fset 0x	00A, r	eset 0x	(00 (De	vice M	ode)							
								VASSER	SESTED	DBCON		SOF	RESET	RESUME	SUSPEND
USBIE	, type	R/W, o	ffset 0	х00В,	reset 0	x06 (H	ost Mo	de)							
								VASSEER	SESTED	DBCON	Ω Ν	SOF	RESET	RESUME	SLEEND
USBIE	type,	R/W, o	ffset 0	x00B,	reset 0	x06 (De	evice N	lode)							
								VBSER	SESTED	DBCON	Ω ν Ν	SOF	BABBE	RESUME	SLSFND
USBF	RAME	, type F	RO, offs	set 0x(00C, re	set 0x0	0000								
										Frame	:				
USBE	PIDX,	type R/	W, offs	et 0x0	00E, res	set 0x0	0								
													EP	IDX	
USBT	EST, ty	pe R/V	V, offse	t 0x00)F, rese	t 0x00	(Host I								
										FORCES					
USBT	EST, ty	pe R/V	V, offse	t 0x00)F, rese	t 0x00	(Devic	e Mode							
									FFOACC	FORCES					
USBF	IFO0, 1	ype R/	W, offs	et 0x0	20, res	et 0x00									
								ATA							
								DATA							
USBF	IFO1, 1	ype R/	W, offs	et 0x0	24, res	et 0x00									
								ATA							
							EPE	ATA							

									1		,	1		,	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15 ISBF	14 IFO2 1	13 tyne R /	12 W, offs	11 et 0x02	10 28 res	9 et OxOC	8	7	6	5	4	3	2	1	0
ООБІ	11 02, 1	ype iv	vv, ons	et UAU2	20, 163	et oxot		DATA							
								ATA							
USBF	IFO3, t	ype R/	W, offs	et 0x02	2C, res	et 0x0	000.000	00							
							EPE	ATA							
							EPE	DATA							
USBD	EVCTI	L, type	R/W, o	ffset 0x	(060, r	eset 0	к80 (Но			ı					I
									FSDEV	LSDEV	VB	US	HOST	HOSHECO	SESSON
USBD	EVCII	L, type	R/W, o	ffset Ux	(060, r	eset UX	K8U (De	DEV	ode)		\/D	US		ЮЭТЕСО	SESSON
USBT	XFIFO	SZ. tvr	e R/W,	offset	0x062	. reset	0x00	DLV			VB	00		1421122	diam'
		, -,	,			,					DPB		SI	ZE	
USBR	XFIFO	SZ, typ	oe R/W,	offset	0x063	, reset	0x00								
											DPB		SI	ZE	
USBT	XFIFO	ADD, t	ype R/\	N, offse	et 0x06	64, rese	et 0x00	00							
									ADDR						
USBR	XFIFO	ADD, t	ype R/\	W, offse	et 0x0	66, res	et 0x00	00							
									ADDR						
USBC	ONTIN	ı, type	R/W, o	rrset 0x	(07A, ı	eset 0:	x5C		\A/T-	CON			14.5	TID	
IISBV	DI EN	type F	R/W, off	eat NvN	7R ro	eat Ny	3.0		VVII	JOIN			VV	טוו	
OSBV	r LLIN,	typer	ov, on	Set UAU	77 D, 16	SEL UA					VPI	.EN			
USBF	SEOF.	type R	Z/W, off	set 0x0	7D, re	set 0x7	77								
		-	, -								FSE	OFG			
USBL	SEOF,	type R	Z/W, off	set 0x0	7E, re	set 0x7	72								
											LSE	OFG			
USBT	XFUN	CADDR	RO, type	R/W, c	offset (0x080,	reset 0	x00							
												ADDR	!		
USBT	XFUN	CADDR	R1, type	R/W, c	offset (0x088,	reset 0	x00							
HODT	VELINI	24000	22 4	D/M -	. ee - 4 1	0000						ADDR			
USBI	AFUNG	JAUUR	R2, type	R/VV, C	mset	JXU9U,	reset u	XUU				ADDR	,		
USBT	XFUNG	CADDE	R3, type	R/W. c	offset (0x098.	reset 0	x00				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	•		
			, -, -,			,						ADDR	<u> </u>		
USBT	XHUB	ADDRO), type I	R/W, of	fset 0	c082, re	eset 0x	00							
								MULTAN				ADDR	!		
USBT	XHUB	ADDR1	l, type l	R/W, of	fset 0	κ08A, r	eset 0x	(00							
								MATERN				ADDR	!		
USBT	XHUB	ADDR2	2, type l	R/W, of	fset 0	(092, r	eset 0x		I						
HODE	VIIID	4 D D D C	. 4 1	D/M - 6	A	-004	10-	MULTAN				ADDR	!		
OSBL	AHUB/	ADDK	B, type I	rk/WV, Of	iset 0)	tuyA, r	eset Ux	MATERN MATERN				ADDR	,		
USRT	XHIIRI	PORTO	, type f	R/W of	fset Ov	083 7	eset Ov					אטטא			
JJD1			, .ype 1	J., UI		.550, 16	JJJE UA					PORT			
USBT	XHUBI	PORT1	, type I	R/W, of	fset 0x	08B, r	eset 0x	00				2			
												PORT			
USBT	XHUBI	PORT2	, type I	R/W, of	fset 0x	(093, re	eset 0x	00							
												PORT			
USBT	XHUBI	PORT3	, type I	R/W, of	fset 0x	09B, r	eset 0x	00							
												PORT			
USBR	XFUN	CADDF	R1, type	e R/W, o	offset	0x08C,	reset (0x00							
												ADDR	!		

0.1	00	00	00 0	7 65		~ .	1 00	00	64	60	1.0	40	4-	40
31 15	30 14			7 26		24	7	22	21 5	20	19	18	17	16 0
			, type R/					U	J	-	1 3		'	U
33510	5110	. 100112,	, ., pe 10	, 51136	0.4004	., 10361	2,30				ADDR			
USBR	XFUNC	ADDR3	, type R/	W, offse	et 0x090	C, reset	0x00							
											ADDR			
USBR	XHUBA	DDR1, 1	type R/V	, offset	0x08E,	reset 0	x00							
							MMITA	N			ADDR			
USBR	XHUBA	DDR2, 1	type R/V	, offset	0x096,	reset 0	x00							
							MMITA	N			ADDR			
USBR	XHUBA	DDR3, 1	type R/V	l, offset	0x09E,	reset 0	x00							
							MMI	N			ADDR			
USBR	XHUBF	ORT1, t	ype R/W	, offset	0x08F,	reset 0	(00							
11055	VIII	0072			000=		-00				PORT			
USBR	KHUBF	ORT2, t	ype R/W	, offset	ux097,	reset 0	(UO				DODT			
HSBB	YHIIDI	OPT2 4	tyne D/A	l offect	0×00=	roent n	,00				PORT			
JJDR	AI IUDI	JK13, I	type R/W	, 011581	UAUJF,	16961 0					PORT			
USRTY	(MAXF	1. type	R/W, offs	set Ox11	0. reset	t Oxnoni)				1 51(1			
33517		., type	, 011:	JJ. JA11	-, .636	. 0.000	-		ЛАХLО	AD.				
USBT	(MAXF	2, type	R/W, offs	set 0x12	0, rese	t 0x000	0							
	7.1	., ., po			.,		-		ЛАХLО	AD.				
USBT	(MAXF	3, type	R/W, offs	set 0x13	0, rese	t 0x000	D							
,		, ., ,,	., 5.11		.,			1	//AXLO	AD				
USBC	SRL0,	ype W1	C, offset	0x102.	reset 0	x00 (Ho	st Mo							
	-,		,	,		. (_	o satus	RECENT	EFFOR	SETUP	SPALED	TXRDY	RXRDY
USBC	SRL0,	type W1	C, offset	0x102,	reset 0	x00 (De								
							_	C RARDIC	STALL	SEEND	DAMEND	SALED	TXRDY	RXRDY
USBC	SRH0,	type W1	C, offse	t 0x103,	reset 0)x00 (Hc			1		1			
			•			•						DTWE	DT	FLUSH
USBC	SRH0,	type W1	C, offse	t 0x103,	reset 0)x00 (De	vice	Mode)						
														FLUSH
USBC	OUNTO	, type R	O, offse	t 0x108,	reset 0)x00								
											COUN	Γ		
USBTY	/PE0, 1	ype R/W	V, offset	0x10A,	reset 0x	x00								
							S	PEED						
USBN	AKLMI	, type R	/W, offse	et 0x10E	3, reset	0x00								
											1	NAKLM	Т	
USBT	(CSRL	1, type F	R/W, offs	et 0x11	2, reset	0x00 (l	lost N	(lode)						
							NAKT		SALED	SETT P	BI BH	HEED	FEONE	TXRTV
							INCT		OF MILL	<u>u</u> iu				,,,,,,,,
USBTX	CSRL	2, type F	R/W, offs	et 0x12	2, reset	0x00 (I	lost N	/lode)						
							NAKT		Can	Chair L	g. c.	шт	more.	TVCC
							INCT		SALED	ŒIUP	LTWH	III CK	HOVE	IMUY
USBTX	CSRL	3, type F	R/W, offs	et 0x13	2, reset	t 0x00 (I	lost I	/lode)						
							NAKT				l			
							/ INCT		SAMED	SETUP	FLUSH	⊞₹ OR	HOVE	TXRDY
USBTX	(CSRL	1, type F	R/W, offs	et 0x11	2, reset	1) 00x0 t					1			
_						- 1		X aro	_	STALL	FLUSH	UNDRN	FFONE	TXRDY
USBT	CSRL	2, type F	R/W, offs	et 0x12	2, reset	t 0x00 (I					1			
							_	X aro	_	STALL	FLUSH	UNDRN	FFONE	TXRDY
USBT	CSRL	3, type F	R/W, offs	et 0x13	2, reset	t 0x00 (I								
		-, -,			_,		_	x aro	_	STALL	FLUSH	UNDRN	FFONE	TXRDY
							01				1			

	1							
31 30 29 28 27 26 25 24	23	22	21	20	19	18	17	16
15 14 13 12 11 10 9 8	7	6	5	4	3	2	1	0
USBTXCSRH1, type R/W, offset 0x113, reset 0x00 (oae)		DI MOI :	LEST	DAM	DTI 4.E	D.T.
IISBTYCSDU2 tupo DAN offeet 0v422 repet 0v00 /	AJCSET Host M	odo,	IVLLE	DMAEN	FDT	DANCE)	DTWE	DT
USBTXCSRH2, type R/W, offset 0x123, reset 0x00 (AJCSET	Jue)	M	LIV WCV i	FDT	пат	DTWE	DT
USBTXCSRH3, type R/W, offset 0x133, reset 0x00 (nde)	IVLLE	DMAEN	וטיו	DAMED)	DIVVE	וט
COSTACONIO, type 1011, Oliset 0x 100, reset 0x00 (AJC3ET	Juej	MODE	DMAEN	FDT	DAM)	DTWE	DT
USBTXCSRH1, type R/W, offset 0x113, reset 0x00 (Mode)	···	PALITI	1.01	SANNED.	₽14 AF	۱ د
USBTACSKITI, type N/W, Ollset 0x113, Teset 0x00 (AJCSET		MODE	DMAEN	FDT	DAAOD		
USBTXCSRH2, type R/W, offset 0x123, reset 0x00 (IVAL	DWILLY	1101	DANNE		
5551,7551412, type 1411, 511561 6x125, 15561 6x65 (AJCSET		MODE	DMAEN	FDT	DAMD		
USBTXCSRH3, type R/W, offset 0x133, reset 0x00 (1.5.	5		
, .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	AJCSET	_	MODE	DMAEN	FDT	DA		
USBRXMAXP1, type R/W, offset 0x114, reset 0x000					1.51			
, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		N	IAXLOA	AD.				
USBRXMAXP2, type R/W, offset 0x124, reset 0x000	0							
, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,		N	IAXLOA	AD.				
USBRXMAXP3, type R/W, offset 0x134, reset 0x000	0							
, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,		N	IAXLOA	AD.				
USBRXCSRL1, type R/W, offset 0x116, reset 0x00 (Host Mo							
					DAVETER			
	CLROT	SAUED	RECORT	FLUSH	/ NAKTO		FULL	RXRDY
USBRXCSRL2, type R/W, offset 0x126, reset 0x00 (Host Ma	ode)			1.44(10)			
COLLINGUILLE, type 1011, Olldet UX 120, 1656t UXUU (at IVI	-401			DAVAGERR			
	CLROT	SALED	RECORT	FLUSH	1	⊞ ROR	FULL	RXFDY
HSDDVCSDI 2 tupo DAN affect 0:426 acces 0:426	Hoot No	odo,			NAKTO			
USBRXCSRL3, type R/W, offset 0x136, reset 0x00 (Host M	oae)			D			
	CLROT	SAUED	RECENT	FLUSH	DAVAETRR /		FULL	RXRDY
					NAKTO			
USBRXCSRL1, type R/W, offset 0x116, reset 0x00 (_							
		SAUED	STALL	FLUSH	DANTER	OVER	FULL	RXRDY
USBRXCSRL2, type R/W, offset 0x126, reset 0x00 (_						
			STALL	FLUSH	DATABLER	OVER	FULL	RXRDY
USBRXCSRL3, type R/W, offset 0x136, reset 0x00 (_							
	CLROT	SAUED	STALL	FLUSH	DATABLER	OVER	FULL	RXRDY
USBRXCSRH1, type R/W, offset 0x117, reset 0x00 (_							
			DMAEN	FDEFR	DAAOD	DTWE	DT	NORX
USBRXCSRH2, type R/W, offset 0x127, reset 0x00 (Host M	ode)						
	AUIOIL	AJORQ	DMAEN	FDEFR	DAAD	DTWE	DT	NORX
USBRXCSRH3, type R/W, offset 0x137, reset 0x00 (Host M	ode)						
	AUIO0L	AJORQ	DMAEN	FDEFR	DAAD	DTWE	DT	NORX
USBRXCSRH1, type R/W, offset 0x117, reset 0x00 (Device	Mode)						
	ДТО	180	DMAEN	DBNMET	DAAGD			NORX
	AUIOG.	ISO	DWHEN	PIDERR	(WANGE)			INCKX
USBRXCSRH2, type R/W, offset 0x127, reset 0x00 (Device	Mode)						
				DBNMET				
	AUICOL	ISO	DMAEN		DAAOD			NORX
	Device	Mode)		· LLT				
IISBRXCSRH3 type R/W offcet 0v137 recot 0v00		.vioue)						
USBRXCSRH3, type R/W, offset 0x137, reset 0x00 (DEVMET	1			
USBRXCSRH3, type R/W, offset 0x137, reset 0x00 (AJIO0.	ISO	DMAEN	DBNMET /	DAAOD			NORX
	AJICOL	ISO	DMAEN	DBMET / PIDERR	DAAADD			NORX
USBRXCSRH3, type R/W, offset 0x137, reset 0x00 (USBRXCOUNT1, type RO, offset 0x118, reset 0x000	AUIOQ.	ISO COUN		1	DAA(D)			NORX

		_		_						_						
31	30 14	29 13	28 12	-	27 26 11 10	25 9	_	24 8	23 7	22 6	21 5	20	19	18	17 1	16
15 USBR				_	fset 0x12		_			0	э	4	3	2	ı	0
JJDK	A0001	1114, LY	pe RU	, 01	1361 UX 12	.0, 168	ei U	,,,,,,,,		COUN	Г					
USBR	xcoul	NT3, ty	pe RO	, of	fset 0x13	88, res	et 0	x0000								
										COUN	Γ					
USBT	XTYPE	1, type	R/W,	offs	set 0x11A	, rese	t 0x	00								
									SPI	EED	PR	ОТО		TE	P	
USBT	XTYPE	2, type	R/W,	offs	set 0x12/	, rese	t 0x	(00								
	·/=-		D #***						SPI	EED	PR	ОТО		TE	ΕP	
USBT	XTYPE	ა, type	R/W,	offs	set 0x13 <i>l</i>	, rese	t Ox	(UO	CD	EED	DD	OTO		т.	ΕP	
HEDT	VINTE	DVAL 1	tuno E	2//	l offoot (1v11D		ot Ov		EED	PR	ОТО		11	:P	
UJD I	AIN I EÌ	NVAL1,	type h	V/ VV	l, offset (ж I I Б,	res	ei UXI	,,,		T	(POLI	/ NAKL	MT		
USBT	XINTF	RVAL2	type F	R/W	l, offset (x12B	res	et 0x0	00		- 17	W OLL	, INCAINE			
		,	۱ ۵۹ ر.		,	,		JA	-		T	KPOLL	/ NAKL	MT		
USBT	XINTE	RVAL3,	type F	R/W	l, offset (x13B,	res	et 0x0	00							
											TX	KPOLL	/ NAKL	MT		
USBR	XTYPE	1, type	R/W,	offs	set 0x110	c, rese	et Ox	c 00								
									SPI	EED	PR	ОТО		TE	ΕP	
USBR	XTYPE	2, type	R/W,	offs	set 0x120	C, rese	et Ox	k00								
									SPI	EED	PR	ОТО		TE	P	
USBR	XTYPE	3, type	R/W,	offs	set 0x130	C, rese	et Ox	k00	0.5			OTC			-D	
Hebb	YINTE	D\/A! 4	tuno !	D/*	V, offset (1v14P	r 0-	of Ox		EED	PR	ОТО		re	EP	
JJDK	7114 I E	INVALT.	type i	W W1	, UIISEL (,	, 168	oet UXI			T	KPOLI	/ NAKL	MT		
USBR	XINTE	RVAL2	type F	R/W	/, offset ()x12D	, res	set 0x	00			044				
			.,,		,				-		T	KPOLL	/ NAKL	MT		
USBR	XINTE	RVAL3	type I	R/W	, offset ()x13D	, res	set 0x	00							
											T	KPOLL	/ NAKL	MT		
USBR	QPKT	COUNT	1, type	e R/	/W, offse	t 0x30	4, re	eset 0	x0000							
								COL	JNT							
USBR	QPKT	COUNT	2, type	R/	/W, offse	0x30	8, re	eset 0	x0000							
								COL								
USBR	QPKT	COUNT	3, type	R/	/W, offse	t 0x30	C, r									
uess	VEST		10 <i>i</i>					COL								
USBR	XUPK1	BUFD	is, typ	eR 	/W, offse	t UX34	ŧU, r	eset 0	x0000				EP3	EP2	ED4	
IISPT	YDPYT	BILEDI	Stund	_ P	/W, offse	t 0v34	2 -	0001 0	v0000				EP3	EP2	EP1	
JJDI	ハレドハー	BOFDI	o, type	- K	, vv, onse	. UA34	· z , r (-561 U	AUUUU				EP3	EP2	FP1	
USBF	PC. tvr	oe R/W	offset	t Ox	400, res	et 0x0	000	.0000					LFJ	LFZ	LF I	
JJ02	, •,				, 1031	540										
						PF	-LTA	ACT		HEARN	PEISEN	FEDEN		EPENDE	EF	PEN
USBE	PCRIS	, type F	RO, off	set	0x404, r	eset 0	x00	00.00	00	l.						
																PF
USBE	PCIM,	type R	W, offs	set	0x408, r	eset 0	x000	00.000	00							
	Detec				10.155		•	000	200							PF
USBE	PCISC	, type F	₹/W, of	tse	t 0x40C,	reset	UX0	UUO.00	000							
							_									PF
																PF

24	00	-00	00	0=	00	05	0.		00			10	40	4-	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19	18	17	16 0
					10, rese				U	,					
200	,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	_, 5113		,		22.000								
															RESUME
USBD	RIM, ty	pe R/V	V, offse	et 0x41	4, rese	t 0x00	00.000	0							
															RESUME
USBD	RISC,	type W	1C, off	set 0x	418, re:	set 0x0	000.00	000							
															RESIME
USBVI	DC, ty	oe R/W	, offse	t 0x43(), reset	Ux000	v.0000								
															VEDEN
IISBV	DCBIS	type 5	30 off	set nv	434, res	set Nvr	000 00	000							WLLEN
JJBVI	CINO	, type r	vo, on	JUL UX	-54, 165	JOI UXL	.000.00								
															VD
USBVI	DCIM.	type R	W, off	set 0x4	138, res	set 0x0	000.00	00							
	,	,,,,,,,,	,		,,										
															VD
USBVI	DCISC	, type F	R/W, of	fset 0	k43C, re	eset 0x	0000.0	000				1			
															VD
USBID	VRIS,	type R	O, offs	et 0x4	44, res	et 0x00	00.00	00				•			
															ID
USBID	VIM, t	ype R/V	N, offs	et 0x4	48, rese	et 0x00	00.000	0							
															ID
USBID	VISC,	type R	/W1C,	offset	0x44C,	reset	0x0000	0.0000							
															ID
USBEI	PS, typ	oe R/W,	offset	0x450), reset	0x000	0.0321								
					DM	IAC			DI	MAB			DM	1AA	
Amal	05.0	0.000	vet-	ro	DIV	iAU			DI	VIAD			DIV	177	
		ompa 03.C00		rS											
				et Oxno	0, rese	t Oxno	00.000)							
	-, -, po		, 51130		,	. 5.400	2.300								
													IN2	IN1	IN0
ACRIS	s, type	RO, of	fset 0x	004, r€	eset 0x	0000.0	000								
		,													
													IN2	IN1	IN0
ACINT	EN, ty	pe R/W	l, offse	t 0x00	8, reset	t 0x000	0.000)							
													IN2	IN1	IN0
ACRE	FCTL,	type R	/W, off	set 0x0	010, res	set 0x0	00.00	00							
						EN	RNG						VF	REF	
ACST	ATO, ty	pe RO,	offset	0x020), reset	0x000	0.0000								
														OVAL	
ACSTA	AT1, ty	pe RO,	offset	0x040), reset	0x000	0.0000								
														OVAL	

- C :	-			6-	6.5										
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	7	22 6	21 5	20	19	18 2	17 1	16 0
			, offset					_ ′	U	Ü	4	3		'	U
AUSTA	11∠, ty	Je KU	, onset	UAUBU	, reset	UXUUU	0.0000								
														OVAL	
ACCTL	_0, tvp	e R/W	offset	0x024.	reset	0x0000	0.0000								
		-													
				TOEN	ASF	RCP		T9L/AL	TS	EN	SLVAL	ISI	EN	CINV	
ACCTL	_1, typ	e R/W,	offset	0x044,	reset	0x0000	0.0000	-			-				
				TOEN	ASF	RCP		T9L/AL	TS	EN	SLVAL	ISI	EN	CINV	
ACCTL	2, typ	e R/W	offset	0x064,	reset	0x0000	0.0000								
				TOEN	ASF	RCP		TSLVAL	TS	EN	ISLVAL	ISI	EN	CINV	
Pulse Base				ator (PWM	l)									
PWMC	TL, typ	oe R/V	/, offse	t 0x000), reset	0x000	0.0000								
												Citia Byrd3	CitalByrc2	GlizaByrd	CattasBynt0
PWMS	YNC, t	ype R	/W, offs	et 0x0	04, res	et 0x0	000.00	00							
												Sync3	Sync2	Sync1	Sync0
PWME	NABLI	E, type	e R/W, o	offset 0)x008,	reset 0	x0000.	0000							
								PWWEn	PWM6En	PWMEn	PWWEn	PWMEn	PWWZEn	PWMEn	PWMEn
PWMIN	VERT	type	R/W, of	fset 0x	(00C, r	eset 0	k0000.0	0000							
									PWMeV	PWMshv	PWWh	PWMbv	PWMh	PWMhv	PWMhv
PWMF	AULT,	type R	k/W, off	set 0x0)10, res	set 0x0	00.00	00							
									Fault6	Fault5	Fault4	Fault3	Fault2	Fault1	Fault0
PWMIN	NTEN,	type R	/W, off	set 0x0)14, res	et 0x0	00.00	00							
												-			IntFault0
												HPWMB	HPWM2	HPWM1	HPWM0
PWMR	IS, typ	e RO,	offset	0x018,	reset ()x0000	.0000							I	
															IntFault0
												HPWMB	HPWM2	HPVIVII	HPWM0
PWMIS	SC, typ	e R/W	1C, off	set 0x0)1C, re	set 0x(0000.00	000							
												_			IntFault0
												HFWMB	HPWM2	HPWM1	HPWMD
PWMS	TATUS	, type	RO, of	fset 0x	020, re	set 0x	0.000	000							
												Fault3	Fault2	Fault1	Fault0
PWMF	AULTV	AL, ty	pe R/W	l, offse	t 0x024	1, rese	t 0x000	0.0000)						1
									PWM6	PWM5	PWW4	PWM3	PWM2	PWMI	PWM0
PWM0	CTL, ty	/pe R/	W, offs	et 0x04	10, res	et 0x00	000.000	0							1
DE				D7.5											FUSEC
DBFal			seUpd	DBC			BUpd		AUpd	Confessation	ChpApbl	roadripo	Debug	Mode	Enable
PWM1	CTL, ty	/pe R/	W, offs	et 0x08	30, rese	et 0x00	00.000	0					1 4770		Harry.
DD5 :	III I 1	DDS:		DDC	ul 1 '	_	DI I		A 1 1 1	0.511	0.4				FUSFC
DBFal			seUpd	DBC			BUpd		AUpd	Culteritor	CrpAubl	rosortog	Debug	Mode	Enable
PWM2	CTL, ty	/pe R/	W, offs	et 0x00	0, res	et 0x0	UUO.000	10					1 4770		Harry.
DDE :		DDS:		DDC	411 I ·		DI II. 1		A 1 1 1	0.511	0.1				FUSEC
DBFal	liUpa	DBKI	seUpd	DBC	tlUpd	Gen	BUpd	Gen	AUpd	Culterito	ChpA.pbd	rosortion	Debug	Mode	Enable

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PWM30	CTL, ty	/pe R/\	N, offs	et 0x10	00, res	et 0x00	00.000	0							
DBFall	II Ind	DDD:-	eUpd	DBC	tll Ind	Cont	BUpd	Gor	AUpd	Chara tri	Chang and	LoadLipd		Mode	
PWM0I									нори	Cilizatin	Ciledia	шаци	Leany	woue	□ laule
FVVIVIOI	INILIN	, type i	N. VV, O	1561 07	1044, 1	SSEL UX	.0000.0								
		TCmpED	TCmpBU	TCmpAD	TCmpAU	TiOtLoad	TiOn/Zero			MCmB D	MCmpBU	MCmp/D	#CmpAU	hOt.ced	HO1Zeo
PWM1I	INTEN	-	-					000							
		TCnpBD	TONNELL	TCmpAD	TCmpAU	TiOtLoad	TiOnZero			(CnpED)	MCmpBU	ilCmp4D	#Cmp#U	HO1Load	HO1Zeo
PWM2I	INTEN	type l	R/W, of	fset 0x	(0C4, r	eset 0>	0000.0	000							
		-	-			TiOtLoad				MChipB D	in Company	ilCmp4D	#Cmp#U	hOt.cad	HO1Zero
PWM3I	INTEN	type l	R/W, of	ffset 0x	(104, r	eset 0x	0000.0	000				1			
		TE MEDI	TCrpBU	JEJna/L)	TFrm(I)	TiOtcad	TiO+67am			(mp)	(Conta)	MCmp4D	#Dm/L!	HOtor	HO-17en
PWM0F	RIS tv	-	-							(Califor	in the	טושוטו	10 IPO	.cum	15750
	, ty	PC 110	, 51136	. 52540	.,	. 52000	2.3000								
										#Cm#BD	MCmBJ	MCmp/ID	IC mpAU	HOtcad	HO1Zero
PWM1F	RIS, ty	pe RO	, offset	t 0x088	, rese	0x000	0.0000					1	F -		
										HCmpB D	MCmpBJ	MCmp4D	IC rpAU	HOtcad	HO1Zeo
PWM2F	RIS, ty	pe RO	, offse	0x0C	3, rese	t 0x000	0.0000								
										HCmpB D	#CMPBU	MCmp4D	#Cmp#U	HO1Load	HO1Zero
PWM3F	RIS, ty	pe RO	, offse	t 0x108	, rese	0x000	0.0000							ı	
										fCnpB D	MOMPBU	ilCmp4D	MCmpAU	hOtcad	HO1Zero
PWM0I	ISC, ty	pe R/V	V1C, of	ffset 0x	(04C, r	eset 0x	k0000.0	1000 				1			
										HCmED.	lΩmΩ I	MCmp4D	#Own/U	HOtori	HOrffon
PWM1I	ISC tv	ne R/V	V1C of	ffset Ox	08C r	eset Ox	,0000	000		Юід	Ющ	Юф	ЮфС	ПОШС	16.60
	100, ty	pe iu	110, 0	1361 07	.000, 1										
										#Cm#BD	MCmBU	(Chp/D)	#CmpAU	HO1Load	HO1Zeo
PWM2I	ISC, ty	pe R/V	V1C, of	fset 0x	OCC,	reset 0	x0000.0	0000				<u> </u>			
					,										
										HCmpB D	MCmpBJ	MCmp4D	IC rpAU	HOtcad	HO1Zeo
PWM3I	ISC, ty	pe R/V	V1C, of	fset 0x	(10C, r	eset 0x	0000.0	000							
										M CmpBD	MCMBU	#Cmp#D	M CmpAU	HO1Load	HO1Zero
PWM0L	LOAD,	type F	R/W, of	fset 0x	050, re	eset 0x	0000.00	000							
								ad							
PWM1L	LOAD,	type F	R/W, of	fset 0x	090, re	eset 0x	0000.00	000							
							1 -	ad							
PWM2L		tuno F	2/M ^=	feat A	UD0 ~	nent n-									
r vvivi2L	LUAD,	type i	WAA. OL	iset UX	.ооо, г	eset UX		000							
							Lo	ad							
PWM3I	LOAD.	type F	R/W, of	fset 0x	110, re	set 0x									
	,		,		.,.,										
							Lo	ad							

	-	-		1	1	1									1
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15 PWM0	14 COUN	13 T type	12 RO 0	ffset 0	10 x054 r	9 eset 0x	8	7	6	5	4	3	2	1	0
	JOUN	., type	, 0		AUU4, I	COUL UX									
							Со	unt							
PWM1	COUN	T, type	RO, o	ffset 0	x094, r	eset 0x	0.000	000							
								unt							
PWM2	COUN	T, type	RO, o	ffset 0:	x0D4, r	eset 0x	(0000.C	0000							
							Co	unt							
PWM3	COLIN	T. type	RO A	ffset n	x114 r	eset 0x									
	2001	., ., po	, 0												
							Со	unt							
PWM0	CMPA,	, type F	R/W, of	ffset 0x	c058, re	eset 0x	0000.0	000							
								npA							
PWM1	CMPA,	type F	R/W, of	ffset 0x	∢098, r €	eset 0x	0000.0	000							
							0:								
DWA	CMDA	ture "	D/\A' - '	Hoot C	40D0	eset 0x		mpA							
r vvivi2	CIVIPA,	, суре н	√vv, 01	1156[0)	ODO, P	eset ux	JUUU.U	000							
							Cor	npA							
PWM3	CMPA,	type F	R/W, of	ffset 0x	c118, re	eset 0x									
			•		,										
							Cor	npA							
PWM0	СМРВ	, type F	R/W, o	ffset 0	x05C, r	eset 0x	0000.0	000							
B14	 -				•••			mpB							
PWM1	CMPB	, type F	R/W, o	rrset 0:	к09С, r	eset 0x	0.000	000							
							Cor	npB							
PWM2	CMPR	. type F	R/W. o	ffset O	x0DC. ı	reset 0x									
	0	, -,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, J		, '										
							Cor	npB							
PWM3	СМРВ	, type F	R/W, o	ffset 0	x11C, r	eset 0x	0000.0	000							
							Cor	npB							
PWM0	GENA,	type F	R/W, of	ffset 0x	k060, re	eset 0x	0.000	000							
							D' :								7-
DVA	05	4	204			ActCr			mpAD	ActC	mpAU	Actl	_oad	Act	Zero
PWM1	GENA,	type F	≺/W, of	rrset 0x	(0A0, r	eset 0x	UU00.0	000							
				ActC	mnRD	ActCr	mpRH	ActC	mnAD	ActC	mpAU	Acti	_oad	Act	Zero
PWM2	GENA	type F	R/W. of			eset 0x			ט, יק	. 1010	,, ,0	, 1011		اماد	_510
		, ,,,,	, •		, .,										
				ActC	mpBD	ActCr	mpBU	ActC	mpAD	ActC	mpAU	Actl	_oad	Act	Zero
PWM3	GENA,	type F	R/W, of	ffset 0x	k120, re	eset 0x	0.000	000							
				ActC	mpBD	ActCr	mpBU	ActC	mpAD	ActC	mpAU	Actl	oad	Act	Zero
PWM0	GENB,	type F	R/W, of	ffset 0x	k064, re	eset 0x	0.000	000							
				ActC	mpBD	ActCr	npBU	ActC	mpAD	ActC	mpAU	Actl	_oad	Act	Zero


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PWM1	GENB	, type	R/W, of	fset 0x	0A4, re	eset 0x	0.000	000							
				ActC=	nnPD	A c+C=	nnPI I	A c+C	mn^D	A c+C-	mnAll	A att	oad	٧٠٠,	Zero
DWW3	GENE	type	R/W of	ActCn		ActCr			mpAD	ActCr	прАО	AUIL	Jodu	ACL	-610
. ++1412	JEND	, type		1361 UX	v∟→, 1¢	JOELUX									
				ActCn	npBD	ActCr	npBU	ActC	mpAD	ActCr	mpAU	ActL	.oad	Act	Zero
PWM3	GENB	type	R/W, of	fset 0x							•				
				ActCn	npBD	ActCr	npBU	ActC	mpAD	ActCr	mpAU	ActL	oad	Act	Zero
PWM0	DBCTI	_, type	R/W, c	offset 0	x068, ı	eset 0	k0000.0	0000							
															Enable
PWM1	DBCTI	_, type	R/W, c	offset 0	x0A8,	reset 0	x0000.	0000			ı				
															Enable
PWM2	DBCTI	∟, type	R/W, c	offset 0	x0E8, ı	reset 0:	x0000.	0000							
															Enable
DW/M3	DBCT	type	R/M	offset 0	¥128 •	eset N	,0000	2000							LI I IUC
. 441413	اامود	_, type		moet U	A 140, I	SSEL U		,000							
															Enable
PWM0	DBRIS	E, typ	e R/W,	offset (0x06C,	reset (0x0000	.0000							
		,,	,		- ''										
									Rise	Delay					
PWM1	DBRIS	E, typ	e R/W,	offset (0x0AC	, reset	0x0000	0.0000							
									Rise	Delay					
PWM2	DBRIS	E, typ	e R/W,	offset (0x0EC	reset	0x0000	.0000							
									Rise	Delay					
PWM3	DBRIS	E, typ	e R/W,	offset (0x12C,	reset (0x0000	.0000							
									D:-	Daler					
DWA	DBCA	1 6.00	o DAA	offe of	02070	*0c -+ '	20000	0000	Kise	Delay					
PANIO	DDFAL	_∟, τyp	₩ K/W,	offset	υ Χ υ/υ,	reset (JXUUUU	.0000							
									Fall	Delay					
PWM1	DBFAI	L. tvn	e R/W	offset	0x0B0	reset	0x0000	0.0000	. uill	_ 0.0,					
	A	-, י, ר	,			,									
									Fall	Delay					
PWM2	DBFAL	L, typ	e R/W,	offset	0x0F0,	reset	0x0000	.0000							
			,												
									Fall	Delay					
PWM3	DBFAL	L, typ	e R/W,	offset	0x130,	reset (0x0000	.0000							
									Fall	Delay					
PWM0	FLTSR	CO, ty	pe R/W	, offset	0x074	l, reset	0x000	0.0000							
												FAUJ3	FAUJ2	FAUJ1	FAULT0
PWM1	FLTSR	CO, ty	pe R/W	l, offset	0x0B4	4, reset	0x000	0.0000)						
												HAULI3	HUL12	FAULT1	нчш0

	-	0.5		~~								1			
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20	19	18	17	16 0
					t 0x0F4			1						'	
		-, -,		,		, . 300									
												FAUJ3	FAUJ2	FAUJ1	FAU_TO
PWM3	FLTSR	C0, typ	e R/W	, offse	t 0x134	, reset	0x000	0.0000							
DWA	FI TOS	C4 +	- Das	-64-	4.05070		000	0.000				FAUJ3	FAUJ2	FAUJ1	FAULTO
PWM0	FLISR	C1, typ	e R/W	, ottse	t 0x078	, reset	UX000	.0000 							
								DOMP7	DOMP6	DOMP5	DOMP4	DOMP3	DOMP2	DOMPI	DOMPO
PWM1	FLTSR	C1, typ	e R/W	, offse	t 0x0B8	3, rese	t 0x00					1			
								DOMP7	DOMP6	DOMP5	DOMP4	DOMP3	DOMP2	DOMPI	DOMP0
PWM2	FLTSR	C1, typ	e R/W	, offse	t 0x0F8	, rese	t 0x000	0.0000							
DIATE	F1 T05	04 :	- Pac	-60	4.0		0			DOMP5	DOMP4	DOMP3	DOMP2	DOMPI	DOMP0
PWM3	FLTSR	C1, typ	e R/W	, offse	t 0x138	, reset	000x0	0.0000 							
								D0MP7	DOMP6	DOM:5	D0MP4	DOMP3	DOMP2	DOMP1	DOME)
PWM0	MINFL	TPER.	type R	/W, off	fset 0x0)7C, re	set 0x					1-0110			
		Í				, -									
							М	FP							
PWM1	MINFL	TPER,	type R	/W, off	fset 0x0	BC, re	set 0x	0.000	000						
B14***								FP							
PWM2	MINFL	IPER,	type R	/W, off	fset 0x(JFC, re	set 0x	U000.00	J00						
							М	FP							
PWM3	MINFL	TPER,	type R	/W, off	fset 0x1	I3C, re			000						
							М	FP							
PWM0	FLTSE	N, type	R/W,	offset	0x800,	reset (0x0000	.0000							
Diagram	F1 =c-		Dat:	- 67	000-			0000				FAUJ3	FAUJ2	FAUJ1	FAULTO
PWM1	FLTSE	N, type	R/W,	offset	0x880,	reset (UX0000	.0000							
												FALIT3	FAUJ2	FALIT1	FALLIO
PWM2	FLTSE	N, type	R/W.	offset	0x900,	reset (0x0000	.0000				1250		1	220
	_	, ,,,,,,,	,		,										
												FAUJ3	FAUJ2	FAUJ1	FAUJO
PWM3	FLTSE	N, type	R/W,	offset	0x980,	reset (0x0000	.0000				•			
												FAULT3	FAUT2	FAULT1	FAULTO
PWM0	FLTST	ATO, ty	pe -, o	ffset 0	x804, r	eset 0	k0000.	0000							
												מדו וכן	יעדו אם	DN I™	יעבו ועם
PW/M4	FI TQT	ΔT0 fv	ne - C	ffset n	x884, r	eset N	20000	0000				гчиз	FAUJ2	r-wil	r , u⊔0
		, ty	, o		AUU#, I	556t U									
												FAUJ3	FAUT2	FAUJ1	FAUJO
PWM2	FLTST	ATO, ty	pe -, o	ffset 0	x904, r	eset 0	k0000.	0000							
												FALLI3	FAUJ2	FAUJ1	FAULTO

24	20	20	20	27	26	25	24	22	22	24	20	10	40	17	10
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19	18	17	16 0
				ffset 0:										<u> </u>	
		., .,	,,,		, •										
												FAUJ3	FAUJ2	FAUJ1	FAUJ0
PWM0	FLTST	AT1, ty	/pe -, o	ffset 0	x808, r	eset 0	c0000.	0000							
									DOMP6	DOMP5	DOMP4	DOMP3	DOMP2	DOMP1	DOMP0
PWM1	FLTST	AT1, ty	/pe -, o	ffset 0:	x888, r	eset 0	(0000.	0000							
										~~~					
DIAMAG	FI TOT	AT4 6		ff4 0:	-000 -	4 0	-0000		шин	шию	LUM-4	LUMPS	LUMP2	DOMP1	шино
PVVIVIZ	FLISI	AII, ty	/pe -, o	ffset 0:	xyuo, r	eset u	KUUUU.								
								DOMP7	DOME6	DOMES	DOMP4	DOMES	mwe2	DOMP1	DOMEO
PWM3	FLTST	AT1. tv	/pe o	ffset 0:	x988. r	eset 0	(0000.		200	200	20	1200	50.12	20	200
		, .,	, .		,										
								DOMP7	DOMP6	DOMP5	DOMP4	DOMP3	DOMP2	DOMPI	DOMP0
Quad	dratu	re Er	code	er Inte	erfac	e (QE	1)								
QEI0	base:	0x400	02.C00	00		, , , ,									
QEI1															
QEICT	L, type	R/W,	offset	0x000,	reset (	0x0000	.0000								
		יגידם	CMILL	IND/	INIVE	IND /A		VolDi		\/ol=-	Date	Out and		CNT	Cookle
OFIST	AT 4.			INVI			0000	VelDiv		veiEn	ResMode	Capwood	3g/vode	Swap	∟nable
<b>ע⊏ו</b> ∂ I.	Αι, typ	e KU,	onset	0x004,	16261 (	UXUUUU	.0000								
														Direction	Error
QEIPO	S. tvp	e R/W.	offset	0x008.	reset	0x0000	.0000							Dioxa.	Litoi
	QEIPOS, type R/W, offset 0x008, reset 0x0000.0000  Position														
								sition							
QEIMA	XPOS	, type	R/W, of	ffset 0x	(00C, r	eset 0									
			-		-			xPos							
							Max	xPos							
QEILO	AD, ty	pe R/V	V, offse	t 0x01	0, rese	t 0x000	00.000	0							
							Lo	oad							
							Lo	oad							
QEITIN	ΛE, typ	e RO,	offset	0x014,	reset	0x0000	.0000								
							Ti	me							
								me							
QEICC	UNT, 1	ype R	O, offs	et 0x01	8, rese	et 0x00									
								ount							
								ount							
QEISP	EED, t	ype R0	), offse	et 0x01	C, res	et 0x00									
								eed							
OEIINI	TEN 4	no BA	N offer	et 0x02	0 ros	st 0~00		eed							
QEIIN	ı⊏N, t)	pe K/V	v, onse	ອເ UXU2 	u, rese	et UXUU	JU.JUU								
												IntError	IntDir	htlimer	Intimiay
OFIRIS	Styne	RO o	ffset O	x024, re	eset Ox	,0000 C	000						IIILDII	ILIIID	TULLEX
	-, ., pe	, 0		, 10											
												IntError	IntDir	htlimer	Introdex
QEIIS	C, type	R/W10	C, offse	et 0x02	8, rese	et 0x00	00.000	0							
												IntError	IntDir	htlimer	Introdex

# E Ordering and Contact Information

# **E.1** Ordering Information



**Table E-1. Part Ordering Information** 

Orderable Part Number	Description
LM3S9B95-IQC80	Stellaris [®] LM3S9B95 Microcontroller
LM3S9B95-IQC100	Stellaris® LM3S9B95 Microcontroller
LM3S9B95-IQC80(T) ^a	Stellaris® LM3S9B95 Microcontroller
LM3S9B95-IQC100(T) ^a	Stellaris [®] LM3S9B95 Microcontroller

a. T = Tape-and-reel packaging

#### E.2 Kits

The Luminary Micro Stellaris[®] Family provides the hardware and software tools that engineers need to begin development quickly.

- Reference Design Kits accelerate product development by providing ready-to-run hardware, and comprehensive documentation including hardware design files:
  - http://www.luminarymicro.com/products/reference_design_kits/
- Evaluation Kits provide a low-cost and effective means of evaluating Stellaris® microcontrollers before purchase:
  - http://www.luminarymicro.com/products/kits.html
- Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box:
  - http://www.luminarymicro.com/products/development kits.html

See the Luminary Micro website for the latest tools available, or ask your Luminary Micro distributor.

# **E.3** Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

## **E.4** Support Information

For support on Luminary Micro products, contact: support@luminarymicro.com +1-512-279-8800, ext. 3