

# LM4859 Boomer® Audio Power Amplifier Series Stereo 1.2W Audio Sub-system with 3D Enhancement

Check for Samples: LM4859

#### **FEATURES**

- Stereo Speaker Amplifier
- Stereo Headphone Amplifier
- Independent Left, Right, and Mono Volume Controls
- Texas Instruments 3D Enhancement
- I<sup>2</sup>C Compatible Interface
- Ultra Low Shutdown Current
- Click and Pop Suppression Circuit
- 10 Distinct Output Modes
- Thermal Shutdown Protection
- Available in DSBGA and UQFN packages

#### **APPLICATIONS**

- Cell Phones
- PDAs
- Portable Gaming Devices
- Internet Appliances
- Portable DVD/CD/AAC/MP3 Players

#### **KEY SPECIFICATIONS**

- P<sub>OUT</sub>, Stereo Loudspeakers, 4Ω, 5V, 1% THD+N (LM4859SP), 1.6W (Typ)
- P<sub>OUT</sub>, Stereo Loudspeakers, 8Ω, 5V, 1% THD+N, 1.2W (Typ)
- P<sub>OUT</sub>, Stereo Headphones, 32Ω, 5V, 1% THD+N, 75mW (typ)
- P<sub>OUT</sub>, Stereo Loudspeakers, 8Ω, 3.3V, 1% THD+N, 495mW (typ)
- P<sub>OUT</sub>, Stereo Headphones, 32Ω, 3.3V, 1% THD+N, 33mW (typ)
- Shutdown Current, 0.06µA (typ)

#### **DESCRIPTION**

The LM4859 is an integrated audio sub-system designed for stereo cell phone applications. Operating on a 3.3V supply, it combines a stereo speaker amplifier delivering 495mW per channel into an  $8\Omega$  load and a stereo headphone amplifier delivering 33mW per channel into a 32 $\Omega$  load. It integrates the audio amplifiers, volume control, mixer, power management control, and Texas Instruments 3D enhancement all into a single package. In addition, the LM4859 routes and mixes the stereo and mono inputs into 10 distinct output modes. The LM4859 is controlled through an I<sup>2</sup>C compatible interface. Other features include an ultra-low current shutdown mode and thermal shutdown protection.

Boomer audio power amplifiers are designed specifically to provide high quality output power with a minimal amount of external components.

The LM4859 is available in a 30-bump TL package and a 28-lead UQFN package.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **Typical Application**




Figure 1. Typical Audio Amplifier Application Circuit

#### **Connection Diagram**




Figure 2. 30 Bump DSBGA Package Top View (Bump-side down) See Package Number YZR0030



#### **PIN CONNECTIONS (DSBGA)**

Pin	Name	Pin Description
A1	RLS+	Right Loudspeaker Positive Output
A2	$V_{DD}$	Power Supply
A3	SDA	Data
A4	RHP3D	Right Headphone 3D
A5	RHP	Right Headphone Output
B1	GND	Ground
B2	I <sup>2</sup> CV <sub>DD</sub>	I <sup>2</sup> C Interface Power Supply
B3	ADR	I <sup>2</sup> C Address Select
B4	LHP3D	Left Headphone 3D
B5	$V_{DD}$	Power Supply
C1	RLS-	Right Loudspeaker Negative Output
C2	NC	No Connect
C3	SCL	Clock
C4	NC	No Connect
C5	GND	Ground
D1	LLS-	Left Loudspeaker Negative Output
D2	$V_{DD}$	Power Supply
D3	M <sub>IN</sub>	Mono Input
D4	NC	No Connect
D5	NC	No Connect
E1	GND	Ground
E2	BYPASS	Half-supply bypass
E3	LLS3D	Left Loudspeaker 3D
E4	R <sub>IN</sub>	Right Stereo Input
E5	NC	No Connect
F1	LLS+	Left Loudspeaker Positive Output
F2	$V_{DD}$	Power Supply
F3	RLS3D	Right Loudspeaker 3D
F4	L <sub>IN</sub>	Left Stereo Input
F5	LHP	Left Headphone Output



## **Connection Diagram**




Figure 3. 28 – Lead UQFN Package, Top View See Package Number NJD0028A

## **PIN CONNECTIONS (UQFN)**

Pin	Name	Pin Description
1	RHP	Right Headphone Output
2	$V_{DD}$	Power Supply
3	NC	No Connect
4	GND	Ground
5	NC	No Connect
6	NC	No Connect
7	LHP	Left Headphone Output
8	RIN	Right Stereo Input
9	LIN	Left Stereo Input
10	MIN	Mono Input
11	LLS3D	Left Loudspeaker 3D
12	RLS3D	Right Loudspeaker 3D
13	BYPASS	Half-supply bypass
14	V <sub>DD</sub>	Power Supply
15	LLS+	Left Loudspeaker Positive Output
16	GND	Ground
17	LLS-	Left Loudspeaker Negative Output
18	$V_{DD}$	Power Supply
19	RLS-	Right Loudspeaker Negative Output
20	GND	Ground
21	RLS+	Right Loudspeaker Positive Output
22	$V_{DD}$	Power Supply
23	I <sup>2</sup> CV <sub>DD</sub>	I <sup>2</sup> C Interface Power Supply
24	SDA	Data
25	ADR	I <sup>2</sup> C Address Select
26	SCL	Clock
27	RHP3D	Right Headphone 3D
28	LHP3D	Left Headphone 3D

Submit Documentation Feedback

Copyright © 2004–2013, Texas Instruments Incorporated





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

Supply Voltage		6.0V
Storage Temperature		−65°C to +150°C
Input Voltage	-0.3V to V <sub>DD</sub> +0.3V	
Power Dissipation (3)	Internally Limited	
ESD Susceptibility <sup>(4)</sup>	2000V	
ESD Susceptibility <sup>(5)</sup>	200V	
Junction Temperature (T <sub>J</sub> )		150°C
	θ <sub>JA</sub> (NJD0028A) <sup>(6)</sup>	42°C/W
Thermal Resistance	θ <sub>JC</sub> (NJD0028A)	3°C/W
	θ <sub>JA</sub> (YZR0030) <sup>(7)</sup>	62°C/W

- All voltages are measured with respect to the GND pin unless otherwise specified.
- Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum allowable power dissipation is  $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$  or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4859 operating in Mode 3, 8, or 13 with  $V_{DD} = 5V$ ,  $8\Omega$  stereo loudspeakers and  $32\Omega$  stereo headphones, the total power dissipation is 1.348W.  $\theta_{JA} = 62^{\circ}$ C/W.
- Human body model, 100pF discharged through a 1.5k $\Omega$  resistor.
- Machine Model, 220pF-240pF discharged through all pins.
- The given  $\theta_{JA}$  is for an LM4859SP mounted on a PCB with a  $2\text{in}^2$  area of 10oz printed circuit board ground plane. The given  $\theta_{JA}$  is for an LM4859TL mounted on a PCB with a  $2\text{in}^2$  area of 10oz printed circuit board ground plane.

#### **Operating Ratings**

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$	-40°C ≤ T <sub>A</sub> ≤ +85°C
Cumply Voltage		$2.7V \le V_{DD} \le 5.5V$
Supply Voltage		$2.5V \le I^2CV_{DD} \le 5.5V$



## Audio Amplifier Electrical Characteristics $V_{DD} = 5.0V^{(1)}$ (2)

The following specifications apply for  $V_{DD}$  = 5.0V, unless otherwise specified. Limits apply for  $T_A$  = 25°C.

Symbol	Parameter	Conditions	LN	<b>/</b> 14859	Units
			Typical <sup>(3)</sup> Limits <sup>(4)(5)</sup>		(Limits)
		V <sub>IN</sub> = 0V, No load; LD5 = RD5 = 0 <sup>(6)</sup>			
I <sub>DD</sub>	Supply Current	Mode 4, 9, 14	5	8	mA (max)
		Mode 2, 3, 7, 8, 12, 13	13	21	mA (max)
SD	Shutdown Current	Output mode 0 <sup>(6)</sup>	0.2	3	μA (max)
		LM4859SP Speaker; THD+N = 1%; $f = 1kHz$ ; $4\Omega$ BTL	1.6		W
Po	Output Power	Speaker; THD+N = 1%; f = 1kHz; 8Ω BTL	1.2	0.9	W (min)
		Headphone; THD+N = 1%; $f = 1kHz$ ; $32\Omega$ SE	75	60	mW (min)
		LD5 = RD5 = 0			
THD+N	Total Harmonic Distortion Plus Noise	Speaker; $P_O = 400$ mW; $f = 1$ kHz; $8\Omega$ BTL	0.05		%
	TNOISE	Headphone; $P_0 = 15$ mW; $f = 1$ kHz; $32\Omega$ SE	0.04		%
Vos	Offset Voltage	Speaker; LD5 = RD5 = 0	5	40	mV (max)
		A-weighted, 0dB gain; <sup>(7)</sup> LD5 = RD5 = 0; Audio Inputs Terminated			
		Speaker; Mode 2, 3, 7, 8	27		μV
$N_{OUT}$	Output Noise	Speaker; Mode 12, 13	38		μV
		Headphone; Mode 3, 4, 8, 9	10		μV
		Headphone; Mode 13, 14	14		μV
		f = 217Hz; $V_{rip}$ = 200m $V_{pp}$ ; $C_B$ = 2.2 $\mu$ F; 0dB gain; (7) LD5 = RD5 = 0; Audio Inputs Terminated			
PSRR	Power Supply Rejection Ratio	Speaker; Mode 2, 3, 7, 8	70		dB
OIXIX	l ower supply rejection realis	Speaker; Mode 12, 13,	64	54	dB (min)
		Headphone; Mode 3, 4, 8, 9	86		dB
		Headphone; Mode 13, 14	73	60	dB (min)
		LD5 = RD5 = 0			
Xtalk	Crosstalk	Loudspeaker; P <sub>O</sub> = 400mW; f = 1kHz	85		dB
		Headphone; $P_O = 15$ mW; $f = 1$ kHz	85	_	dB
<b>-</b>	Make up Time	CD5 = 0; C <sub>B</sub> = 2.2µF	120		ms
$T_{WU}$	Wake-up Time	CD5 = 1; C <sub>B</sub> = 2.2µF	230		ms

- (1) All voltages are measured with respect to the GND pin unless otherwise specified.
- Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) Typicals are measured at +25°C and represent the parametric norm.
- (4) Limits are ensured to Texas Instruments' AOQL (Average Outgoing Quality Level).
- (5) Datasheet min/max specification limits are specified by design, test, or statistical analysis.
- (6) Shutdown current and supply current are measured in a normal room environment. All digital input pins are connected to I<sup>2</sup>CV<sub>DD</sub>.
- (7) "0dB gain" refers to the volume control gain setting of  $M_{IN}$ ,  $L_{IN}$ , and  $R_{IN}$  set at 0dB.



## Audio Amplifier Electrical Characteristics $V_{DD} = 3.0V^{(1)(2)}$

The following specifications apply for  $V_{DD}$  = 3.0V, unless otherwise specified. Limits apply for  $T_A$  = 25°C.

Symbol	Parameter	Conditions	LN	<b>/</b> 14859	Units
			Typical (3)	Limits (4) (5)	(Limits)
		V <sub>IN</sub> = 0V, No load; LD5 = RD5 = 0 <sup>(6)</sup>			
DD	Supply Current	Mode 4, 9, 14	4.5	7.5	mA (max)
		Mode 2, 3, 7, 8, 12, 13	11.2	19	mA (max)
SD	Shutdown Current	Mode 0 <sup>(6)</sup>	0.06	2.5	μA (max)
Po	Output Power	LM4859SP Speaker; THD+N = 1%; $f = 1kHz$ ; $4\Omega$ BTL	530		mW
D	Output Power	Speaker; THD+N = 1%; f = 1kHz; 8Ω BTL	400	320	mW (min)
P <sub>O</sub>	Output Power	Headphone; THD+N = 1%; f = 1kHz; $32\Omega$ SE	25	20	mW (min)
		LD5 = RD5 = 0			
THD+N	Total Harmonic Distortion Plus Noise	Speaker; $P_O = 200$ mW; $f = 1$ kHz; $8\Omega$ BTL	0.05		%
	TNOISE	Headphone; $P_O = 10$ mW; $f = 1$ kHz; $32\Omega$ SE	0.04		%
Vos	Offset Voltage	Speaker; LD5 = RD5 = 0	5	40	mV (max)
		A-weighted; 0dB gain; <sup>(7)</sup> LD5 = RD5 = 0; All Inputs Terminated			
		Speaker; Mode 2, 3, 7, 8	27		μV
$N_{OUT}$	Output Noise	Speaker; Mode 12, 13	38		μV
		Headphone; Mode 3, 4, 8, 9	10		μV
		Headphone; Mode 13, 14	14		μV
		$ \begin{array}{l} f=217Hz, V_{rip}=200mV_{pp}; \ C_B=2.2\mu F; \\ 0dB \ gain;^{(7)} \\ LD5=RD5=0; \ All \ Audio \ Inputs \ Terminated \end{array} $			
PSRR	Power Supply Rejection Ratio	Speaker; Mode 2, 3, 7, 8	70		dB
Ortic	l ower supply rejection realio	Speaker; Mode 12, 13,	65	55	dB (min)
		Headphone; Mode 3, 4, 8, 9	87		dB
		Headphone; Mode 13, 14	75	62	dB (min)
		LD5 = RD5 = 0			
Xtalk	Crosstalk	Loudspeaker; P <sub>O</sub> = 200mW; f = 1kHz	82		dB
		Headphone; P <sub>O</sub> = 10mW; f = 1kHz	82		dB
т	Make up Time	CD5 = 0; C <sub>B</sub> = 2.2µF	80		ms
$\Gamma_{WU}$	Wake-up Time	CD5 = 1; C <sub>B</sub> = 2.2µF	140		ms

- (1) All voltages are measured with respect to the GND pin unless otherwise specified.
- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) Typicals are measured at +25°C and represent the parametric norm.
- (4) Limits are ensured to Texas Instruments' AOQL (Average Outgoing Quality Level).
- (5) Datasheet min/max specification limits are specified by design, test, or statistical analysis.
- (6) Shutdown current and supply current are measured in a normal room environment. All digital input pins are connected to I<sup>2</sup>CV<sub>DD</sub>.
- "0dB gain" refers to the volume control gain setting of  $M_{IN}$ ,  $L_{IN}$ , and  $R_{IN}$  set at 0dB.



## Volume Control Electrical Characteristics (1)(2)

The following specifications apply for  $V_{DD} = 5.0 \text{V}$  and  $V_{DD} = 3.0 \text{V}$ , unless otherwise specified. Limits apply for  $T_A = 25^{\circ}\text{C}$ .

Symbol	Parameter	Conditions	LN	/I4859	Units
			Typical <sup>(3)</sup>	Limits <sup>(4)(5)</sup>	(Limits)
	Stereo Volume Control Range	maximum gain setting	6	5.5 6.5	dB (min) dB (max)
	Stereo volume Control Range	minimum gain setting	-40.5	-41 -40	dB (min) dB (max)
	Mono Volume Control Range maximum gain setting 12 minimum gain setting -34.5	11.5 12.5	dB (min) dB (max)		
		minimum gain setting	-34.5	-35 -34	dB (min) dB (max)
	Volume Control Step Size		1.5		dB
	Volume Control Step Size Error		+/-0.2	+/-0.5	dB (max)
	Stereo Channel to Channel Gain Mismatch		0.3		dB
	Marta Attanuation	Mode 12, V <sub>in</sub> = 1V <sub>RMS</sub>			
	Mute Attenuation	Headphone	85		dB
	L and B. Input Impedance	maximum gain setting	33.5	25 42	kΩ (min) kΩ (max)
	L <sub>IN</sub> and R <sub>IN</sub> Input Impedance	minimum gain setting	100	75 125	$k\Omega$ (min) $k\Omega$ (max)
	maximum gain setting	maximum gain setting	20	15 25	kΩ (min) kΩ (max)
	M <sub>IN</sub> Input Impedance	minimum gain setting	98	73 123	kΩ (min) kΩ (max)

- (1) All voltages are measured with respect to the GND pin unless otherwise specified.
- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) Typicals are measured at +25°C and represent the parametric norm.
- (4) Limits are ensured to Texas Instruments' AOQL (Average Outgoing Quality Level).
- (5) Datasheet min/max specification limits are specified by design, test, or statistical analysis.

## Control Interface Electrical Characteristics (1)(2)

The following specifications apply for  $V_{DD} = 5V$  and  $V_{DD} = 3V$  and  $2.5V \le I^2CV_{DD} \le 5.5V$ , unless otherwise specified. Limits apply for  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	LN	LM4859		
			Typical <sup>(3)</sup>	Limits <sup>(4)(5)</sup>	(Limits)	
t <sub>1</sub>	SCL period			2.5	μs (min)	
t <sub>2</sub>	SDA Set-up Time			100	ns (min)	
t <sub>3</sub>	SDA Stable Time			0	ns (min)	
t <sub>4</sub>	Start Condition Time			100	ns (min)	
t <sub>5</sub>	Stop Condition time			100	ns (min)	
V <sub>IH</sub>	Digital Input High Voltage			0.7 x I <sup>2</sup> CVDD	V (min)	
V <sub>IL</sub>	Digital Input Low Voltage			$0.3 \times I^2CV_{DD}$	V (max)	

- (1) All voltages are measured with respect to the GND pin unless otherwise specified.
- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) Typicals are measured at +25°C and represent the parametric norm.
- (4) Limits are ensured to Texas Instruments' AOQL (Average Outgoing Quality Level).
- (5) Datasheet min/max specification limits are specified by design, test, or statistical analysis.


www.ti.com

## **External Components Description**

Com	ponents	Functional Description				
1.	1. $C_{IN}$ This is the input coupling capacitor. It blocks the DC voltage and couples the input signal to the amplifier's interminals. $C_{IN}$ also creates a high pass filter with the internal resistor $R_i$ (Input Impedance) at $f_C = 1/(2\pi R_i C_I)$					
2.	2. $C_S$ This is the supply bypass capacitor. It filters the supply voltage applied to the $V_{DD}$ pin and helps reduce the the $V_{DD}$ pin.					
3.	C <sub>B</sub>	This is the BYPASS pin capacitor. It filters the $V_{DD}$ / 2 voltage and helps maintain the LM4859's PSRR.				
4.	C <sub>OUT</sub>	This is the output coupling capacitor. It blocks the DC voltage and couples the output signal to the speaker load $R_L$ . $C_{OUT}$ also creates a high pass filter with $R_L$ at $f_O = 1/(2\pi R_L C_{OUT})$ .				
5.	R <sub>3D</sub>	This resistor sets the gain of the Texas Instruments 3D effect. Please refer to the <b>Texas Instruments 3D Enhancement</b> section for information on selecting the value of R <sub>3D</sub> .				
6.	C <sub>3D</sub>	This capacitor sets the frequency at which the Texas Instruments 3D effect starts to occur. Please refer to the <b>Texas Instruments 3D Enhancement</b> section for information on selecting the value of C <sub>3D</sub> .				




## Typical Performance Characteristics<sup>(1)</sup>




 $V_{DD}$  = 5V; LLS, RLS;  $P_{O}$  = 400mW;  $R_{L}$  = 4 $\Omega$ ; Mode 7; 0dB Gain

Figure 4.




 $V_{DD}$  = 5V; LLS, RLS; f = 1kHz; R<sub>L</sub> = 4 $\Omega$ ; Mode 7; 0dB Gain

Figure 6.



 $V_{DD}$  = 3V; LLS, RLS;  $P_{O}$  = 200mW;  $R_{L}$  = 4 $\Omega$ ; Mode 7; 0dB Gain

Figure 5.




 $V_{DD}$  = 3V; LLS, RLS; f = 1kHz; R<sub>L</sub> = 4 $\Omega$ ; Mode 7; 0dB Gain

Figure 7.

(1) "0dB gain" refers to the volume control gain setting of  $M_{IN}$ ,  $L_{IN}$ , and  $R_{IN}$  set at 0dB.








FREQUENCY (Hz)

 $V_{DD} = 5V$ ; LLS, RLS;  $P_O = 400$ mW;

 $R_L = 8\Omega$ ; Mode 7; 0dB Gain


Figure 8.



 $V_{DD} = 5V$ ; LHP, RHP;  $P_O = 15$ mW;

 $R_1 = 32\Omega$ ; Mode 9; 0dB Gain


Figure 10.



 $V_{DD}=5V;\,LLS,\,RLS;\,f=1kHz;$ 

 $R_L = 8\Omega$ ; Mode 7; 0dB Gain

Figure 12.




 $V_{DD} = 3V$ ; LLS, RLS;  $P_O = 200$ mW;

 $R_L = 8\Omega$ ; Mode 7; 0dB Gain

Figure 9.

FREQUENCY (Hz)




TREGOLITOT

 $V_{DD} = 3V$ ; LHP, RHP;  $P_O = 10$ mW;

 $R_1 = 32\Omega$ ; Mode 9; 0dB Gain

Figure 11.




 $V_{DD}=3V;\,LLS,\,RLS;\,f=1kHz;$ 

 $R_L = 8\Omega$ ; Mode 7; 0dB Gain

Figure 13.




Typical Performance Characteristics<sup>(1)</sup> (continued)




 $V_{DD}$  = 5V; LHP, RHP; f = 1kHz;  $R_L$  = 32 $\Omega$ ; Mode 9; 0dB Gain

Figure 14.




FREQUENCY (Hz)

$$\begin{split} &V_{DD}=5V;\,LLS,\,RLS;\,R_L=8\Omega;\,0\text{db Gain};\\ &\text{All audio inputs terminated}\\ &\text{Top-Mode 12, 13; Mid-Mode 2, 3; Bot-Mode 7, 8}\\ &\text{ Figure 16.} \end{split}$$




 $V_{DD}$  = 5V; LHP, RHP; R<sub>L</sub> = 32 $\Omega$ ; 0db Gain; All audio inputs terminated Top-Mode 13, 14; Mid-Mode 3, 4; Bot-Mode 8, 9 Figure 18.




 $V_{DD} = 3V$ ; LHP, RHP; f = 1kHz;  $R_L = 32\Omega$ ; Mode 9; 0dB Gain

Figure 15.



FREQUENCY (Hz)




FREQUENCY (Hz)

 $V_{DD}=3V;$  LHP, RHP;  $R_L=32\Omega;$  0db Gain; All audio inputs terminated Top-Mode 13, 14; Mid-Mode 3, 4; Bot-Mode 8, 9 Figure 19.








FREQUENCY (Hz)

 $V_{DD}=5V;\,LLS,\,RLS;\,P_{O}=400mW;\,R_{L}=8\Omega;$ 

Mode 7; 0db Gain; 3D off

Top-Left to Right; Bot-Right to Left

Figure 20.




 $V_{DD}$  = 5V; LHP, RHP;  $P_O$  = 15mW;  $R_L$  = 32 $\Omega$ ;


Mode 9; 0db Gain; 3D off

Top-Left to Right; Bot-Right to Left

Figure 22.



LLS, RLS;  $R_L = 8\Omega$ ; Mode 2; Full Gain




FREQUENCY (Hz)

 $V_{DD}$  = 3V; LLS, RLS;  $P_O$  = 200mW;  $R_L$  = 8 $\Omega$ ;

Mode 7; 0db Gain; 3D off

Top-Left to Right; Bot-Right to Left

Figure 21.




FREQUENCY (Hz)

 $_{DD}$  = 3V; LHP, RHP;  $P_{O}$  = 10mW;  $R_{L}$  = 32 $\Omega$ ;

Mode 9; 0db Gain; 3D off

Top-Left to Right; Bot-Right to Left

Figure 23. V




LLS, RLS;  $R_L = 8\Omega$ ;

Mode 7; Full Gain




## Typical Performance Characteristics<sup>(1)</sup> (continued) Figure 24. Figure 25.



LHP, RHP;  $R_L = 32\Omega$ ;  $C_O = 100 \mu F$ 


Mode 4; Full Gain

Figure 26.




LLS, RLS;  $R_L = 8\Omega$ ; THD+N  $\leq 1\%$ Top-V<sub>DD</sub> = 5V; Bot-V<sub>DD</sub> = 3V per channel

Figure 28.




LLS, RLS; R<sub>L</sub> =  $8\Omega$ ; Top-V<sub>DD</sub> = 5V, 10% THD+N; Topmid-V<sub>DD</sub> = 5V, 1% THD+N; Botmid-V<sub>DD</sub> = 3V, 10% THD+N; Bot-V<sub>DD</sub> = 3V, 1% THD+N **Figure 30.** 




LHP, RHP;  $R_L = 32\Omega$ ;  $C_O = 100 \mu F$  Mode 9; Full Gain

Figure 27.



HP, RHP;  $R_L = 32\Omega$ ; THD+N  $\leq 1\%$ Top-V<sub>DD</sub> = 5V; Bot-V<sub>DD</sub> = 3V per channel


Figure 29. L





LHP, RHP;  $R_L$  = 32 $\Omega$ ; Top-V<sub>DD</sub> = 5V, 10% THD+N; Topmid-V<sub>DD</sub> = 5V, 1% THD+N; Botmid-V<sub>DD</sub> = 3V, 10% THD+N; Bot-V<sub>DD</sub> = 3V, 1% THD+N **Figure 31.** 



## Typical Performance Characteristics<sup>(1)</sup> (continued)







LHP, RHP; R<sub>L</sub> =  $32\Omega$ ; Top-10% THD+N; Bot-1% THD+N Figure 33.



#### APPLICATION INFORMATION




Figure 34. I<sup>2</sup>C Bus Format




Figure 35. I<sup>2</sup>C Timing Diagram

#### Table 1. Chip Address<sup>(1)</sup>

	A7	A6	A5	A4	А3	A2	A1	A0
Chip Address	1	1	1	1	1	0	EC	0
ADR = 0	1	1	1	1	1	0	0	0
ADR = 1	1	1	1	1	1	0	1	0

#### (1) EC - externally configured by ADR pin

#### **Table 2. Control Registers**

	D7	D6	D5	D4	D3	D2	D1	D0
Mono Volume control	0	0	0	MD4	MD3	MD2	MD1	MD0
Left Volume control	0	1	LD5	LD4	LD3	LD2	LD1	LD0
Right Volume control	1	0	RD5	RD4	RD3	RD2	RD1	RD0
Mode control	1	1	CD5	0	CD3	CD2	CD1	CD0

#### **Table 3. Mono Volume Control**

MD4	MD3	MD2	MD1	MD0	Gain (dB)
0	0	0	0	0	-34.5
0	0	0	0	1	-33.0
0	0	0	1	0	-31.5
0	0	0	1	1	-30.0
0	0	1	0	0	-28.5
0	0	1	0	1	-27.0
0	0	1	1	0	-25.5
0	0	1	1	1	-24.0
0	1	0	0	0	-22.5
0	1	0	0	1	-21.0
0	1	0	1	0	-19.5



## **Table 3. Mono Volume Control (continued)**

MD4	MD3	MD2	MD1	MD0	Gain (dB)
0	1	0	1	1	-18.0
0	1	1	0	0	-16.5
0	1	1	0	1	-15.0
0	1	1	1	0	-13.5
0	1	1	1	1	-12.0
1	0	0	0	0	-10.5
1	0	0	0	1	-9.0
1	0	0	1	0	-7.5
1	0	0	1	1	-6.0
1	0	1	0	0	-4.5
1	0	1	0	1	-3.0
1	0	1	1	0	-1.5
1	0	1	1	1	0.0
1	1	0	0	0	1.5
1	1	0	0	1	3.0
1	1	0	1	0	4.5
1	1	0	1	1	6.0
1	1	1	0	0	7.5
1	1	1	0	1	9.0
1	1	1	1	0	10.5
1	1	1	1	1	12.0

#### **Table 4. Stereo Volume Control**

Table 4. Stereo Volume Control												
LD4//RD4	LD3//RD3	LD2//RD2	LD1//RD1	LD0//RD0	Gain (dB)							
0	0	0	0	0	-40.5							
0	0	0	0	1	-39.0							
0	0	0	1	0	-37.5							
0	0	0	1	1	-36.0							
0	0	1	0	0	-34.5							
0	0	1	0	1	-33.0							
0	0	1	1	0	-31.5							
0	0	1	1	1	-30.0							
0	1	0	0	0	-28.5							
0	1	0	0	1	-27.0							
0	1	0	1	0	-25.5							
0	1	0	1	1	-24.0							
0	1	1	0	0	-22.5							
0	1	1	0	1	-21.0							
0	1	1	1	0	-19.5							
0	1	1	1	1	-18.0							
1	0	0	0	0	-16.5							
1	0	0	0	1	-15.0							
1	0	0	1	0	-13.5							
1	0	0	1	1	-12.0							
1	0	1	0	0	-10.5							
1	0	1	0	1	-9.0							
1	0	1	1	0	-7.5							

Copyright © 2004–2013, Texas Instruments Incorporated Submit Docu



#### **Table 4. Stereo Volume Control (continued)**

LD4//RD4	LD3//RD3	LD2//RD2	LD1//RD1	LD0//RD0	Gain (dB)
1	0	1	1	1	-6.0
1	1	0	0	0	-4.5
1	1	0	0	1	-3.0
1	1	0	1	0	-1.5
1	1	0	1	1	0.0
1	1	1	0	0	1.5
1	1	1	0	1	3.0
1	1	1	1	0	4.5
1	1	1	1	1	6.0

#### **Table 5. Mixer and Output Mode**

		I						I			
Mode	CD3	CD2	CD1	CD0	Loudspeaker L	Loudspeaker R	Headphone L	Headphone R			
0	0	0	0	0	SD SD		SD	SD			
1	0	0	0	1		RESERVED					
2	0	0	1	0	2(G <sub>M</sub> x M)	2(G <sub>M</sub> x M)	MUTE	MUTE			
3	0	0	1	1	2(G <sub>M</sub> x M)	2(G <sub>M</sub> x M)	(G <sub>M</sub> x M)	(G <sub>M</sub> x M)			
4	0	1	0	0	SD	SD	(G <sub>M</sub> x M)	(G <sub>M</sub> x M)			
5	0	1	0	1		RESE	RVED	•			
6	0	1	1	0		RESE	RVED				
7	0	1	1	1	2(G <sub>L</sub> x L)	2(G <sub>R</sub> x R)	MUTE	MUTE			
8	1	0	0	0	2(G <sub>L</sub> x L)	2(G <sub>R</sub> x R)	(G <sub>L</sub> x L)	(G <sub>R</sub> x R)			
9	1	0	0	1	SD	SD	(G <sub>L</sub> x L)	(G <sub>R</sub> x R)			
10	1	0	1	0		RESE	RVED	•			
11	1	0	1	1		RESE	RVED				
12	1	1	0	0	2(G <sub>L</sub> x L) + 2(G <sub>M</sub> x M)	2(G <sub>R</sub> x R) + 2(G <sub>M</sub> x M)	MUTE	MUTE			
13	1	1	0	1	2(G <sub>L</sub> x L) + 2(G <sub>M</sub> x M) 2(G <sub>R</sub> x R) + 2(G <sub>M</sub> x M)		(G <sub>L</sub> x L) + (G <sub>M</sub> x M)	(G <sub>R</sub> x R) + (G <sub>M</sub> x M)			
14	1	1	1	0	SD	SD	(G <sub>L</sub> x L) + (G <sub>M</sub> x M)	(G <sub>R</sub> x R) + (G <sub>M</sub> x M)			
15	1	1	1	1		RESERVED					

M - M<sub>IN</sub> Input Level

L - L<sub>IN</sub> Input Level

R - R<sub>IN</sub> Input Level

G<sub>M</sub> - Mono Volume Control Gain

 $\mathsf{G}_\mathsf{L}$  - Left Stereo Volume Control Gain

G<sub>R</sub> - Right Stereo Volume Control Gain

SD - Shutdown

**MUTE - Mute** 

#### Table 6. Texas Instruments 3D Enhancement

LDE	0	Loudspeaker Texas Instruments 3D Off
LD5	1	Loudspeaker Texas Instruments 3D On
RD5	0	Headphone Texas Instruments 3D Off
KD5	1	Headphone Texas Instruments 3D On



#### Table 7. Wake-up Time Select

CD5	0	Fast Wake-up Setting
CDS	1	Slow Wake-up Setting

#### I<sup>2</sup>C COMPATIBLE INTERFACE

The LM4859 uses a serial bus, which conforms to the I<sup>2</sup>C protocol, to control the chip's functions with two wires: clock (SCL) and data (SDA). The clock line is uni-directional. The data line is bi-directional (open-collector). The maximum clock frequency specified by the I<sup>2</sup>C standard is 400kHz. In this discussion, the master is the controlling microcontroller and the slave is the LM4859.

The  $I^2C$  address for the LM4859 is determined using the ADR pin. The LM4859's two possible  $I^2C$  chip addresses are of the form 111110 $X_1$ 0 (binary), where  $X_1$  = 0, if ADR is logic low; and  $X_1$  = 1, if ADR is logic high. If the  $I^2C$  interface is used to address a number of chips in a system, the LM4859's chip address can be changed to avoid any possible address conflicts.

The bus format for the I<sup>2</sup>C interface is shown in Figure 34. The bus format diagram is broken up into six major sections:

The "start" signal is generated by lowering the data signal while the clock signal is high. The start signal will alert all devices attached to the I<sup>2</sup>C bus to check the incoming address against their own address.

The 8-bit chip address is sent next, most significant bit first. The data is latched in on the rising edge of the clock. Each address bit must be stable while the clock level is high.

After the last bit of the address bit is sent, the master releases the data line high (through a pull-up resistor). Then the master sends an acknowledge clock pulse. If the LM4859 has received the address correctly, then it holds the data line low during the clock pulse. If the data line is not held low during the acknowledge clock pulse, then the master should abort the rest of the data transfer to the LM4859.

The 8 bits of data are sent next, most significant bit first. Each data bit should be valid while the clock level is stable high.

After the data byte is sent, the master must check for another acknowledge to see if the LM4859 received the data.

If the master has more data bytes to send to the LM4859, then the master can repeat the previous two steps until all data bytes have been sent.

The "stop" signal ends the transfer. To signal "stop", the data signal goes high while the clock signal is high. The data line should be held high when not in use.

## I<sup>2</sup>C INTERFACE POWER SUPPLY PIN (I<sup>2</sup>CV<sub>DD</sub>)

The LM4859's  $I^2C$  interface is powered up through the  $I^2CV_{DD}$  pin. The LM4859's  $I^2C$  interface operates at a voltage level set by the  $I^2CV_{DD}$  pin which can be set independent to that of the main power supply pin  $V_{DD}$ . This is ideal whenever logic levels for the  $I^2C$  interface are dictated by a microcontroller or microprocessor that is operating at a lower supply voltage than the main battery of a portable system.

#### TEXAS INSTRUMENTS 3D ENHANCEMENT

The LM4859 features a 3D audio enhancement effect that widens the perceived soundstage from a stereo audio signal. The 3D audio enhancement improves the apparent stereo channel separation whenever the left and right speakers are too close to one another, due to system size constraints or equipment limitations.

An external RC network, shown in Figure 1, is required to enable the 3D effect. There are separate RC networks for both the stereo loudspeaker outputs as well as the stereo headphone outputs, so the 3D effect can be set independently for each set of stereo outputs.

The amount of the 3D effect is set by the  $R_{3D}$  resistor. Decreasing the value of  $R_{3D}$  will increase the 3D effect. The  $C_{3D}$  capacitor sets the low cutoff frequency of the 3D effect. Increasing the value of  $C_{3D}$  will decrease the low cutoff frequency at which the 3D effect starts to occur, as shown by Equation 1.

$$f_{3D(-3dB)} = 1 / 2\pi(R_{3D})(C_{3D})$$
 (1)



Activating the 3D effect will cause an increase in gain by a multiplication factor of  $(1 + 9k\Omega/R_{3D})$ . Setting  $R_{3D}$  to  $9k\Omega$  will result in a gain increase by a multiplication factor of  $(1 + 9k\Omega/9k\Omega) = 2$  or 6dB whenever the 3D effect is activated. The volume control can be programmed through the  $I^2C$  compatible interface to compensate for the extra 6dB increase in gain. For example, if the stereo volume control is set at 0dB (11011 from Table 4) before the 3D effect is activated, the volume control should be programmed to -6dB (10111 from Table 4) immediately after the 3D effect has been activated. Setting  $R_{3D} = 20k\Omega$  and  $C_{3D} = 0.22\mu F$  allows the LM4859 to produce a pronounced 3D effect with a minimal increase in output noise.

#### **EXPOSED-DAP MOUNTING CONSIDERATIONS**

The LM4859's exposed-DAP (die attach paddle) package (SP) provides a low thermal resistance between the die and the PCB to which the part is mounted and soldered. This allows rapid heat transfer from the die to the surrounding PCB copper area heatsink, copper traces, ground plane, and finally, surrounding air. The result is a low voltage audio power amplifier that produces 1.6W dissipation in a  $4\Omega$  load at  $\leq$  1% THD+N and over 1.8W in a  $3\Omega$  load at 10% THD+N. This high power is achieved through careful consideration of necessary thermal design. Failing to optimize thermal design may compromise the LM4859's high power performance and activate unwanted, though necessary, thermal shutdown protection.

The SP package must have its DAP soldered to a copper pad on the PCB. The DAP's PCB copper pad is then, ideally, connected to a large plane of continuous unbroken copper. This plane forms a thermal mass, heat sink, and radiation area. Place the heat sink area on either outside plane in the case of a two-sided or multi-layer PCB. (The heat sink area can also be placed on an inner layer of a multi-layer board. The thermal resistance, however, will be higher.) Connect the DAP copper pad to the inner layer or backside copper heat sink area with 9 (3 X 3) (SP) vias. The via diameter should be 0.012in - 0.013in with a 1.27mm pitch. Ensure efficient thermal conductivity by plugging and tenting the vias with plating and solder mask, respectively.

Best thermal performance is achieved with the largest practical copper heat sink area. If the heatsink and amplifier share the same PCB layer, a nominal  $2\text{in}^2$  area is necessary for 5V operation with a  $4\Omega$  load. Heatsink areas not placed on the same PCB layer as the LM4859 should be  $4\text{in}^2$  for the same supply voltage and load resistance. The last two area recommendations apply for 25°C ambient temperature. Increase the area to compensate for ambient temperatures above 25°C. In all circumstances and under all conditions, the junction temperature must be held below 150°C to prevent activating the LM4859's thermal shutdown protection. An example PCB layout for the exposed-DAP SP package is shown in the Demonstration Board Layout section.

## PCB LAYOUT AND SUPPLY REGULATION CONSIDERATIONS FOR DRIVING 3 $\Omega$ AND 4 $\Omega$ LOADS

Power dissipated by a load is a function of the voltage swing across the load and the load's impedance. As load impedance decreases, load dissipation becomes increasingly dependent on the interconnect (PCB trace and wire) resistance between the amplifier output pins and the load's connections. Residual trace resistance causes a voltage drop, which results in power dissipated in the trace and not in the load as desired. For example,  $0.1\Omega$  trace resistance reduces the output power dissipated by a  $4\Omega$  load from 1.6W to 1.5W. The problem of decreased load dissipation is exacerbated as load impedance decreases. Therefore, to maintain the highest load dissipation and widest output voltage swing, PCB traces that connect the output pins to a load must be as wide as possible.

Poor power supply regulation adversely affects maximum output power. A poorly regulated supply's output voltage decreases with increasing load current. Reduced supply voltage causes decreased headroom, output signal clipping, and reduced output power. Even with tightly regulated supplies, trace resistance creates the same effects as poor supply regulation. Therefore, making the power supply traces as wide as possible helps maintain full output voltage swing.

#### **BRIDGE CONFIGURATION EXPLANATION**

Submit Documentation Feedback

The LM4859 consists of two sets of bridged-tied amplifier pairs that drive the left loudspeaker (LLS) and the right loudspeaker (RLS). For this discussion, only the LLS bridge-tied amplifier pair will be referred to. The LM4859 drives a load, such as a speaker, connected between outputs, LLS+ and LLS-. In the LLS amplifier block, the output of the amplifier that drives LLS- serves as the input to the unity gain inverting amplifier that drives LLS+.

This results in both amplifiers producing signals identical in magnitude, but 180° out of phase. Taking advantage of this phase difference, a load is placed between LLS- and LLS+ and driven differentially (commonly referred to as 'bridge mode'). This results in a differential or BTL gain of:



$$A_{VD} = 2(R_f / R_i) = 2$$
 (2)

Both the feedback resistor, R<sub>f</sub>, and the input resistor, R<sub>i</sub>, are internally set.

Bridge mode amplifiers are different from single-ended amplifiers that drive loads connected between a single amplifier's output and ground. For a given supply voltage, bridge mode has a distinct advantage over the single-ended configuration: its differential output doubles the voltage swing across the load. Theoretically, this produces four times the output power when compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited and that the output signal is not clipped.

Another advantage of the differential bridge output is no net DC voltage across the load. This is accomplished by biasing LLS- and LLS+ outputs at half-supply. This eliminates the coupling capacitor that single supply, single-ended amplifiers require. Eliminating an output coupling capacitor in a typical single-ended configuration forces a single-supply amplifier's half-supply bias voltage across the load. This increases internal IC power dissipation and may permanently damage loads such as speakers.

#### **POWER DISSIPATION**

Power dissipation is a major concern when designing a successful single-ended or bridged amplifier.

A direct consequence of the increased power delivered to the load by a bridge amplifier is higher internal power dissipation. The LM4859 has 2 sets of bridged-tied amplifier pairs driving LLS and RLS. The maximum internal power dissipation operating in the bridge mode is twice that of a single-ended amplifier. From Equation 3 and Equation 4, assuming a 5V power supply and an  $8\Omega$  load, the maximum power dissipation for LLS and RLS is 634mW per channel.

$$P_{DMAX-LLS} = 4(V_{DD})^2/(2\pi^2 R_L): Bridged$$
 (3)

$$P_{DMAX-RLS} = 4(V_{DD})^2/(2\pi^2 R_L): Bridged$$
(4)

The LM4859 also has a pair of single-ended amplifiers driving LHP and RHP. The maximum internal power dissipation for ROUT and LOUT is given by Equation 5 and Equation 6. From Equation 5 and Equation 6, assuming a 5V power supply and a  $32\Omega$  load, the maximum power dissipation for LOUT and ROUT is 40mW per channel.

$$P_{\text{DMAX-I HP}} = (V_{\text{DD}})^2 / (2\pi^2 R_{\text{I}}): \text{Single-ended}$$
 (5)

$$P_{DMAX-RHP} = (V_{DD})^2 / (2\pi^2 R_L): Single-ended$$
 (6)

The maximum internal power dissipation of the LM4859 occurs during output modes 3, 8, and 13 when both loudspeaker and headphone amplifiers are simultaneously on; and is given by Equation 7.

$$P_{DMAX-TOTAL} = P_{DMAX-LLS} + P_{DMAX-RLS} + P_{DMAX-LHP} + P_{DMAX-RHP}$$
(7)

The maximum power dissipation point given by Equation 7 must not exceed the power dissipation given by Equation 8:

$$P_{DMAX}' = (T_{JMAX} - T_A) / \theta_{JA}$$
(8)

The LM4859's  $T_{JMAX} = 150^{\circ}\text{C}$ . In the SP package, the LM4859's  $\theta_{JA}$  is 42°C/W. At any given ambient temperature  $T_A$ , use Equation 8 to find the maximum internal power dissipation supported by the IC packaging. Rearranging Equation 8 and substituting  $P_{DMAX-TOTAL}$  for  $P_{DMAX}$ ' results in Equation 9. This equation gives the maximum ambient temperature that still allows maximum stereo power dissipation without violating the LM4859's maximum junction temperature.

$$T_{A} = T_{JMAX} - P_{DMAX-TOTAL} \theta_{JA}$$
 (9)

For a typical application with a 5V power supply, stereo  $8\Omega$  loudspeaker load, and the stereo  $32\Omega$  headphone load, the maximum ambient temperature that allows maximum stereo power dissipation without exceeding the maximum junction temperature is approximately  $93.4^{\circ}$ C for the SP package.

$$T_{\text{JMAX}} = P_{\text{DMAX-TOTAL}} \theta_{\text{JA}} + T_{\text{A}} \tag{10}$$

Equation 10 gives the maximum junction temperature  $T_{\text{JMAX}}$ . If the result violates the LM4859's 150°C, reduce the maximum junction temperature by reducing the power supply voltage or increasing the load resistance. Further allowance should be made for increased ambient temperatures.



The above examples assume that a device is a surface mount part operating around the maximum power dissipation point. Since internal power dissipation is a function of output power, higher ambient temperatures are allowed as output power or duty cycle decreases. If the result of Equation 7 is greater than that of Equation 8, then decrease the supply voltage, increase the load impedance, or reduce the ambient temperature. If these measures are insufficient, a heat sink can be added to reduce  $\theta_{JA}$ . The heat sink can be created using additional copper area around the package, with connections to the ground pin(s), supply pin and amplifier output pins. External, solder attached SMT heatsinks such as the Thermalloy 7106D can also improve power dissipation. When adding a heat sink, the  $\theta_{JA}$  is the sum of  $\theta_{JC}$ ,  $\theta_{CS}$ , and  $\theta_{SA}$ . ( $\theta_{JC}$  is the junction-to-case thermal impedance,  $\theta_{CS}$  is the case-to-sink thermal impedance, and  $\theta_{SA}$  is the sink-to-ambient thermal impedance.) Refer to the Typical Performance Characteristics (1) curves for power dissipation information at lower output power levels.

#### POWER SUPPLY BYPASSING

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. Applications that employ a 5V regulator typically use a 10µF in parallel with a 0.1µF filter capacitors to stabilize the regulator's output, reduce noise on the supply line, and improve the supply's transient response. However, their presence does not eliminate the need for a local 1.0µF tantalum bypass capacitance connected between the LM4859's supply pins and ground. Keep the length of leads and traces that connect capacitors between the LM4859's power supply pin and ground as short as possible.

#### **SELECTING EXTERNAL COMPONENTS**

#### **Input Capacitor Value Selection**

Amplifying the lowest audio frequencies requires a high value input coupling capacitor ( $C_i$  in Figure 1). In many cases, however, the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 50Hz. Applications using speakers with this limited frequency response reap little improvement; by using a large input capacitor.

The internal input resistor  $(R_i)$  and the input capacitor  $(C_i)$  produce a high pass filter cutoff frequency that is found using Equation 11.

$$f_{c} = 1 / (2\pi R_{i}C_{i}) \tag{11}$$

As an example when using a speaker with a low frequency limit of 50Hz and  $R_i = 20k\Omega$ ,  $C_i$ , using Equation 11 is 0.19µF. The 0.22µF  $C_i$  shown in Figure 36 allows the LM4859 to drive high efficiency, full range speaker whose response extends below 40Hz.

#### **Output Capacitor Value Selection**

Amplifying the lowest audio frequencies also requires the use of a high value output coupling capacitor (C<sub>O</sub> in Figure 1). A high value output capacitor can be expensive and may compromise space efficiency in portable design.

The speaker load ( $R_L$ ) and the output capacitor ( $C_O$ ) form a high pass filter with a low cutoff frequency determined using Equation 12.

$$f_c = 1 / (2\pi R_1 C_0) \tag{12}$$

When using a typical headphone load of  $R_L = 32\Omega$  with a low frequency limit of 50Hz,  $C_O$  is  $99\mu F$ .

The  $100\mu F$  C<sub>O</sub> shown in Figure 36 allows the LM4859 to drive a headphone whose frequency response extends below 50Hz.

#### **Bypass Capacitor Value Selection**

Besides minimizing the input capacitor size, careful consideration should be paid to value of  $C_B$ , the capacitor connected to the BYPASS pin. Since  $C_B$  determines how fast the LM4859 settles to quiescent operation, its value is critical when minimizing turn-on pops. The slower the LM4859's outputs ramp to their quiescent DC voltage (nominally  $V_{DD}/2$ ), the smaller the turn-on pop. Choosing  $C_B$  equal to 2.2 $\mu$ F along with a small value of  $C_i$  (in the range of  $0.1\mu$ F to  $0.39\mu$ F), produces a click-less and pop-less shutdown function. As discussed above, choosing  $C_i$  no larger than necessary for the desired bandwidth helps minimize clicks and pops.  $C_B$ 's value should be in the range of 5 times to 10 times the value of  $C_i$ . This ensures that output transients are eliminated

(1) "0dB gain" refers to the volume control gain setting of M<sub>IN</sub>, L<sub>IN</sub>, and R<sub>IN</sub> set at 0dB.



when the LM4859 transitions in and out of shutdown mode. Connecting a  $2.2\mu F$  capacitor,  $C_B$ , between the BYPASS pin and ground improves the internal bias voltage's stability and improves the amplifier's PSRR. The PSRR improvements increase as the bypass pin capacitor value increases. However, increasing the value of  $C_B$  will increase wake-up time. The selection of bypass capacitor value,  $C_B$ , depends on desired PSRR requirements, click and pop performance, wake-up time, system cost, and size constraints.




Figure 36. Reference Design Board Schematic



#### **Demonstration Board Layout**




Figure 37. Recommended SP PCB Layout: Silkscreen Layer




Figure 38. Recommended SP PCB Layout: Top Layer




Figure 39. Recommended SP PCB Layout: Mid Layer




Figure 40. Recommended SP PCB Layout: Bottom Layer



## **Revision History**

Rev	Date	Description
1.1	6/02/05	Added Modes 9 and 14 into Mode 4 (Conditions) for the Idd under Elect.Char tables 5V and 3V, then re-released D/S to the WEB (per Alvin Fok). (MC)
1.2	06/06/06	Edited the DSBGA markings (per Alvin F.), then re- released D/S to the WEB.
Е	5/2/2013	Changed layout of National Data Sheet to TI format



#### PACKAGE OPTION ADDENDUM

6-Feb-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM4859SP/NOPB	ACTIVE	UQFN	NJD	28	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 85	L4859SP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 12-Aug-2013

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM4859SP/NOPB	UQFN	NJD	28	1000	178.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1

www.ti.com 12-Aug-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM4859SP/NOPB	UQFN	NJD	28	1000	210.0	185.0	35.0



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated