

# LM4935 Boomer® Audio Power Amplifier Series

# Audio Sub-System with Dual-Mode Stereo Headphone & www.datashMono High Efficiency Loudspeaker Amplifiers and **Multi-Purpose ADC**

## 1.0 General Description

The LM4935 is an integrated audio subsystem that supports both analog and digital audio functions. The LM4935 includes a high quality stereo DAC, a mono ADC, a multipurpose SAR ADC, a stereo headphone amplifier, which supports output cap-less (OCL) or AC-coupled (SE)modes of operation, a mono earpiece amplifier and a mono high efficiency loudspeaker amplifier. It is designed for demanding applications in mobile phones and other portable devices.

The LM4935 features a bi-directional I<sup>2</sup>S serial interface for full range audio and an I<sup>2</sup>C or SPI compatible interface for control. The stereo DAC path features an SNR of 88 dB with an 18-bit 48 kHz input. In SE mode the headphone amplifier delivers at least 33 mW  $_{\text{BMS}}$  to a 32 $\Omega$  single-ended stereo load with less than 1% distortion (THD+N) when  $A_{DD} =$ 3.3V. The mono earpiece amplifier delivers at least 115  $\text{mW}_{\text{RMS}}$  to a 32 $\!\Omega$  bridged-tied load with less than 1% distortion (THD+N) when  $A_V_{DD} = 3.3V$ . The mono speaker amplifier delivers up to 600 mW into an  $8\Omega$  load with less than 1% distortion when  $LS_{DD} = 3.3V$  and up to 1.3W when  $LS_{DD} = 5.0V$ . The LM4935 also contains a general purpose SAR ADC for housekeeping duties such as battery and temperature monitoring. This can also be used for analog volume control of the output stages and can trigger interrupt

The LM4935 employs advanced techniques to reduce power consumption, to reduce controller overhead to speed development time and to eliminate click and pop. Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components. It is therefore ideally suited for mobile phone and other low voltage applications where minimal power consumption, PCB area and cost are primary requirements.

# 2.0 Applications

- Smartphones
- Mobile Phones and Multimedia Terminals
- PDAs, Internet Appliances and Portable Gaming
- Portable DVD/CD/AAC/MP3 Players
- Digital Cameras/Camcorders

# 3.0 Key Specifications

■ P <sub>HP</sub> (AC-COUP)	@ A_V <sub>DD</sub>	$= 3.3V, 32\Omega,$	1% THD	33 mW

	$P_{HF}$	$_{ m OCL)}$ $^{ m @}$ $^{ m A}$	$A_V_{DD} = 3.3V, 32\Omega, 1\% \text{ IHD}$	31 mw
_	D	@16 V	- 5V 9O 19/ TUD	1 2 \//

■ 
$$P_{LS}$$
 @  $LS_{VDD}$  = 5V, 8Ω, 1% THD 1.3 W  
■  $P_{LS}$  @  $LS_{VDD}$  = 4.2V, 8Ω, 1% THD 900 mW

■ 
$$P_{LS}$$
 @  $LS_{DD}$  = 3.3V,  $8\Omega$ , 1% THD 600 mW

- Supply Voltage Range  $BB_{-}V_{DD} = 1.8V \text{ to } 4.5V,$  $D_{-}V_{DD}$  &  $PLL_{-}V_{DD} = 2.7V$  to 4.5V  $LS_{DD} & A_{DD} = 2.7V \text{ to } 5.5V$
- Shutdown Current

1.1 µA

■ PSRR @ 217 Hz, A\_V<sub>DD</sub> = 3.3V, (Headphone)

60 dB

■ SNR (Stereo DAC to AUXOUT)

88 dB (typ)

■ SNR (Mono ADC from Cell Phone In) ■ SNR (Aux In to Headphones)

90 dB (typ) 98 dB (typ)

# 4.0 Features

- 18-bit stereo DAC
- 16-bit mono ADC
- 12-bit 4 input multipurpose SAR ADC
- 8 kHz to 48 kHz stereo audio playback
- 8 kHz to 48 kHz mono recording
- 1 Hz to 13.888 kHz sample rate on all 4 SAR channels
- Bidirectional PCM/I<sup>2</sup>S compatible audio interface
- Sigma-Delta PLL for operation from any clock at any sample rate
- Low power clock network operation if 12 MHz system clock is available
- Read/write I<sup>2</sup>C or SPI compatible control interface
- 33mW stereo headphone amplifier at 3.3V
- OCL or AC-coupled headphone operation
- Automatic headphone & microphone detection
- Support for internal and external microphones
- Automatic gain control for microphone input
- High efficiency BTL 8Ω amplifier, 600 mW @ 3.3V
- 115 mW earpiece amplifier at 3.3V
- Differential audio I/O for external cellphone module
- Mono differential auxiliary output
- Stereo auxiliary inputs
- Differential microphone input for internal microphone
- Flexible audio routing from input to output
- 32 Step volume control for mixers with 1.5 dB steps
- 16 Step volume control for microphone in 2 dB steps
- Programmable sidetone attenuation in 3 dB steps
- DC Volume Control
- Two configurable GPIO ports
- Programmable voltage triggers on SAR channels
- Multi-function IRQ output
- Micro-power shutdown mode
- Available in the 4 x 4 mm 49 bump microfil package




FIGURE 1. Conceptual Schematic

### 6.0 Typical Application Synthesized FM Radio/ Analog Inputs LM4670 Can Be Used www.datasheet4u.com for Stereo Loudspeakers **BYPASS** AUX\_L AUX\_R VREF\_FLT AUX\_OUT PLL\_FILT LM4670 GPIO1 0.5-30 MHz LS **MCLK** ΕP INT\_BIAS I<sup>2</sup>S/PCM INT\_MIC Baseband $BB_V_{DD}$ Controller **HP\_VMIDFB** MIC\_DET EXT\_BIAS EXT\_MIC HP\_VMID **IRQ** VSAR2 LM94022 Temperature HP R Diode HP\_L VSAR1 CP OUT CP IN LM4935 Analog General Purpose Interface (for volume control, battery monitor, joystick, contrast, etc...) Radio Module

FIGURE 2. Example Application in Multimedia Mobile Phone

## **Table of Contents**

LM4	1.0 General Description	1
_	2.0 Applications	
	3.0 Key Specifications	
	4.0 Features	
	5.0 LM4935 Overview	
	6.0 Typical Application	
	7.0 Connection Diagrams	
	7.1 PIN TYPE DEFINITIONS	7
www.datashe	et4u8.0 Absolute Maximum Ratings	Ω
	9.0 Operating Ratings	Q
	10.0 Electrical Characteristics	
	11.0 System Control	
	11.1 I <sup>2</sup> C SIGNALS	
	11.2 I <sup>2</sup> C DATA VALIDITY	
	11.3 I <sup>2</sup> C START AND STOP CONDITIONS	
	11.4 TRANSFERRING DATA	
	11.5 I <sup>2</sup> C TIMING PARAMETERS	
	12.0 Status & Control Registers	
	12.1 BASIC CONFIGURATION REGISTER	21
	12.2 CLOCKS CONFIGURATION REGISTER	
	12.3 LM4935 CLOCK NETWORK	
	12.4 COMMON CLOCK SETTINGS FOR THE DAC & ADC	24
	12.5 PLL M DIVIDER CONFIGURATION REGISTER	
	12.6 PLL N DIVIDER CONFIGURATION REGISTER	
	12.7 PLL P DIVIDER CONFIGURATION REGISTER	
	12.8 PLL N MODULUS CONFIGURATION REGISTER	
	12.9 FURTHER NOTES ON PLL PROGRAMMING	29
	12.10 ADC_1 CONFIGURATION REGISTER	
	12.11 ADC 2 CONFIGURATION REGISTER	
	12.12 AGC 1 CONFIGURATION REGISTER	
	12.13 AGC_2 CONFIGURATION REGISTER	
	12.14 AGC_3 CONFIGURATION REGISTER	
	12.15 AGC OVERVIEW	36
	12.16 MIC_1 CONFIGURATION REGISTER	37
	12.17 MIC_2 CONFIGURATION REGISTER	38
	12.18 SIDETONE ATTENUATION REGISTER	39
	12.19 CP_INPUT CONFIGURATION REGISTER	40
	12.20 AUX_LEFT CONFIGURATION REGISTER	
	12.21 AUX_RIGHT CONFIGURATION REGISTER	
	12.22 DAC CONFIGURATION REGISTER	
	12.23 CP_OUTPUT CONFIGURATION REGISTER	44
	12.24 AUX_OUTPUT CONFIGURATION REGISTER	
	12.25 LS_OUTPUT CONFIGURATION REGISTER	46
	12.26 HP_OUTPUT CONFIGURATION REGISTER	
	12.27 EP_OUTPUT CONFIGURATION REGISTER	
	12.28 DETECT CONFIGURATION REGISTER	
	12.29 HEADSET DETECT OVERVIEW	
	12.30 STATUS REGISTER	
	12.31 AUDIO INTERFACE CONFIGURATION REGISTER	_
	12.32 DIGITAL AUDIO DATA FORMATS	
	12.33 GPIO CONFIGURATION REGISTER	
	12.34 SAR CHANNELS 0 & 1 CONFIGURATION REGISTER	
	12.35 SAR CHANNELS 2 & 3 CONFIGURATION REGISTER	
	12.36 SAR DATA 0 TO 3 REGISTERS	
	12.37 SAR OVERVIEW	
	12.38 DC VOLUME CONFIGURATION REGISTER	
	12.39 SAR TRIGGER 1 CONFIGURATION REGISTER	
	12.41 SAR TRIGGER 2 CONFIGURATION REGISTER	
	12.42 SAR TRIGGER 2 MSBS CONFIGURATION REGISTER	
	13.0 Typical Performance Characteristics	62 07
	10.0 Typical I eliulillance unalaciensilos	00

# Table of Contents (Continued)


14.0 LM4935 Demonstration Board Schematic Diagram	104
15.0 Demoboard PCB Layout	105
16.0 Product Status Definitions	110
17.0 Revision History	111
18.0 Physical Dimensions	112

www.datasheet4u.com

www.datasheet4u.com


# 7.0 Connection Diagrams

49 Bump Microfil



Top View (Bump Side Down)
Order Number LM4935
See NS Package Number WLA49VVA

49 Bump Microfil Marking



Top View

XY — Date Code

TT — Die Traceability

G — Boomer

F4 — LM4935WL/WLX

# **Pin Descriptions**

Pin	Pin Name	Туре	Direction	Description		
A1	EP_NEG	Analog	Output	Earpiece negative output		
A2	$A_V_{DD}$	Supply	Input	Headphone and mixer V <sub>DD</sub>		
A3	INT_MIC_POS	Analog	Input	Internal microphone positive input		
A4	EXT_MIC	Analog	Input	External microphone input		
A5	VSAR2	Analog	Input	Input to SAR channel 2		
A6	VSAR1	Analog	Input	Input to SAR channel 1		
A7	PLL_V <sub>SS</sub>	Supply	Input	PLL V <sub>SS</sub>		
B1	A_V <sub>SS</sub>	Supply	Input	Headphone and mixer V <sub>SS</sub>		
B2	EP_POS	Analog	Output	Earpiece positive output		
B3	INT_MIC_NEG	Analog	Input	Internal microphone negative input		
B4	BYPASS	Analog	Inout	A_V <sub>DD</sub> /2 filter point		
B5	TEST_MODE/CS	Digital	Input	If SPI_MODE = 1, then this pin becomes $\overline{CS}$ . If SPI_MODE = 0,		
				and TEST_MODE/CS = 1, then this places the LM4935 into test mode.		
_B6	PLL_FILT	Analog	Inout	Filter point for PLL VCO input		
B7	$PLL_{DD}$	Supply	Input			
C1	HP_R	Analog	Output	Headphone Right Output		
C2	EXT_BIAS	Analog	Output	External microphone supply (2.0/2.5/2.8/3.3V)		
СЗ	INT_BIAS	Analog	Output	2.0V/2.5V ultra-clean supply for internal microphone		
C4	AUX_R	Analog	Input	Right Analog Input		
C5	GPIO_2	Digital	Inout	General Purpose I/O 2		
C6	SDA	Digital	Inout	Control Data, I2C_SDA or SPI_SDI		
C7	SCL	Digital	Input	Control Clock, I2C_SCL or SPI_SCK		
D1	HP_L	Analog	Output	Headphone Left Output		
D2	VREF_FLT	Analog	Inout	Filter point for the microphone power supply		
D3	AUX_L	Analog	Input	Left Analog Input		
D4	SPI_MODE	Digital	Input	Control mode select 1 = SPI, 0 = I2C (or test)		
D5	GPIO_1	Digital	Inout	General Purpose I/O 1		
D6	BB_V <sub>DD</sub>	Supply	Input	Baseband V <sub>DD</sub> for the digital I/Os		
D7	D_V <sub>DD</sub>	Supply	Input	Digital V <sub>DD</sub>		
E1	HP_VMID	Analog	Inout	Virtual Ground for Headphones in OCL mode, otherwise 1st headset detection input		

# 7.0 Connection Diagrams (Continued)

# Pin Descriptions (Continued)

Pin	Pin Name	Туре	Direction	Description
E2	HP_VMID_FB	Analog	Inout	VMID Feedback in OCL mode, otherwise a 2nd headset detection input
E3	MIC_DET	Analog	Input	Headset insertion/removal and Microphone presence detection input
E4	CPI_NEG	Analog	Input	Cell Phone analog input negative
E5	IRQ asheet4u.com	Digital	Output	Interrupt request signal (NOT open drain)
E6	I2S_SDO	Digital	Output	I2S Serial Data Out
E7	I2S_SDI	Digital	Input	I2S Serial Data Input
F1	LS_V <sub>DD</sub>	Supply	Input	Loudspeaker V <sub>DD</sub>
F2	LS_V <sub>DD</sub>	Supply	Input	Loudspeaker V <sub>DD</sub>
F3	CPI_POS	Analog	Input	Cell Phone analog input positive
F4	CPO_NEG	Analog	Output	Cell Phone analog output negative
F5	AUX_OUT_NEG	Analog	Output	Auxiliary analog output negative
F6	I2S_WS	Digital	Inout	I2S Word Select Signal (can be master or slave)
F7	I2S_CLK	Digital	Inout	I2S Clock Signal (can be master or slave)
G1	LS_POS	Analog	Output	Loudspeaker positive output
G2	LS_V <sub>SS</sub>	Supply	Input	Loudspeaker V <sub>SS</sub>
G3	LS_NEG	Analog	Output	Loudspeaker negative output
G4	CPO_POS	Analog	Output	Cell Phone analog output positive
G5	AUX_OUT_POS	Analog	Output	Auxiliary analog output positive
G6	D_V <sub>SS</sub>	Supply	Input	Digital V <sub>SS</sub>
G7	MCLK	Digital	Input	Input clock from 0.5 MHz to 30 MHz

#### 7.1 PIN TYPE DEFINITIONS

Analog Input— A pin that is used by the analog and is never driven by the device. Supplies are part of this classification.

Analog Output— A pin that is driven by the device and should not be driven by external sources.

Analog Inout— A pin that is typically used for filtering a DC signal within the device, Passive com-

ponents can be connected to these pins.

Digital Input — A pin that is used by the digital but is

never driven.

Digital Output— A pin that is driven by the device and should not be driven by another device to avoid contention.

Digital Inout— A pin that is either open drain (I2C\_SDA)

or a bidirectional CMOS in/out. In the later case the direction is selected by a control register within the LM4935.

# 8.0 Absolute Maximum Ratings

(Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Analog Supply Voltage

 $(A_{V_{DD}} \& LS_{V_{DD}})$  6.0V

www.datasheet4u.Digital Supply Voltage

 $(BB_V_{DD} \& D_V_{DD} \& PLL_V_{DD})$  6.0V

Storage Temperature -65°C to +150°C

Power Dissipation (Note 3) Internally Limited

**ESD Susceptibility** 

Human Body Model (Note 4) 2500V Machine Model (Note 5) 200V

Junction Temperature 150°C

Thermal Resistance

θ<sub>JA</sub> - WLA49 (soldered down

to PCB with 2in<sup>2</sup> 1oz. copper

plane)

Soldering Information

See AN-1279 for Microfil<sup>TM</sup> package information. Peak reflow temperature should not exceed 235°C.

60°C/W

### 9.0 Operating Ratings

Temperature Range -40°C to +85°C

Supply Voltage

 $\begin{array}{ccc} \text{D\_V}_{\text{DD}}/\text{PLL\_V}_{\text{DD}} & \text{2.7V to 4.5V} \\ \text{BB\_V}_{\text{DD}} & \text{1.8V to 4.5V} \end{array}$ 

 $LS_{DD}/A_{DD} \qquad \qquad 2.7V \text{ to } 5.5V$ 

**10.0 Electrical Characteristics** (Notes 1, 2) Unless otherwise stated PLL\_ $V_{DD}$  = 3.3V, D\_ $V_{DD}$  = 3.3V, D\_ $V_{DD}$  = 3.3V, D\_ $V_{DD}$  = 3.3V, LS\_ $V_{DD}$  = 3.3V. The following specifications apply for the circuit shown in *Figure 2* unless otherwise stated. Limits apply for 25°C.

			LM49			
Symbol	Parameter	Conditions	Typical (Note 6)	Limit (Note 7)	Units	
DC CURRENT	CONSUMPTION	·	1			
		Chip Mode '00', f <sub>MCLK</sub> = 13MHz	0.7		μΑ	
$DI_SD$	Digital Shutdown Current	Chip Mode '00', f <sub>MCLK</sub> = 19.2MHz	0.7	5	μA (max)	
		Chip Mode '01', f <sub>MCLK</sub> = 13MHz	1.5		mA	
DI <sub>ST</sub>	Digital Standby Current	Chip Mode '01', f <sub>MCLK</sub> = 19.2MHz	2.2	3	mA (max)	
		Chip Mode '10', f <sub>MCLK</sub> = 13MHz, DAC, ADC, SAR OFF	1.5		mA	
DI	Digital Active Current	Chip Mode '10', f <sub>MCLK</sub> = 19.2MHz, DAC, ADC, SAR OFF	2.2		mA	
DI <sub>DD</sub>		Chip Mode '10', f <sub>MCLK</sub> = 13MHz DAC, ADC, SAR ON	11.2		mA	
		Chip Mode '10', f <sub>MCLK</sub> = 19.2MHz, DAC, ADC, SAR ON	16.2	20	mA (max)	
Al <sub>SD</sub>	Analog Shutdown Current	Chip Mode '00'	0.2	3	μA (max)	
Al <sub>ST</sub>	Analog Standby Current	Chip Mode '01', No headset inserted	0.2	3	μA (max)	
		All Outputs OFF, SE MODE	6.1		mA	
		All Outputs OFF, OCL MODE	5.7		mA	
$AI_{DD}$	Analog Active Current	All Outputs ON, SE MODE	18.3		mA	
		All Outputs ON, OCL MODE	18.7	28	mA (max)	
DIII	PLL Active Current	$f_{MCLK} = 13 \text{ MHz}$ $f_{PLLOUT} = 12 \text{ MHz}, PLL ON only}$	4.2		mA	
PLLI <sub>DD</sub>	FLE ACTIVE CUITERI	$f_{MCLK}$ = 19.2 MHz $f_{PLLOUT}$ = 12 MHz, PLL ON only	6.2		mA	
ADCI <sub>DD</sub>	ADC Active Current	f <sub>MCLK</sub> = 13MHz, ADC ON only	2.5		mA	
	ADC Active Current	f <sub>MCLK</sub> = 19.2MHz, ADC ON only	3.6		mA	

10.0 Electrical Characteristics (Notes 1, 2) Unless otherwise stated PLL\_ $V_{DD}$  = 3.3V, D\_ $V_{DD}$  = 3.3V, BB\_ $V_{DD}$  = 1.8V, A\_ $V_{DD}$  = 3.3V, LS\_ $V_{DD}$  = 3.3V. The following specifications apply for the circuit shown in *Figure 2* unless otherwise stated. Limits apply for 25°C. (Continued)

			LM49		
Symbol	Parameter	Conditions	Typical (Note 6)	Limit (Note 7)	Units
DC CURREN	T CONSUMPTION		1		
v.datasheet4u. DACI <sub>DD</sub>	DAC Active Current	f <sub>MCLK</sub> = 13MHz, DAC ON only; PLL OFF, f <sub>S</sub> = 48kHz	7.4		mA
DAOIDD	DAC Active Current	$f_{MCLK}$ = 19.2MHz, DAC ON only PLL OFF; $f_{S}$ = 48kHz	10.7		mA
SARI <sub>DD</sub>	SAR Active Current	$f_{MCLK} = 13MHz$ , SAR ON only $f_{MCLK} = 19.2MHz$ , SAR ON only	1.6		mA mA
LSI <sub>DD</sub>	Loudspeaker Quiescent Current	LS ON only	8.8		mA
		HP ON only, SE MODE	3.5		mA
HPI <sub>DD</sub>	Headphone Quiescent Current	HP ON only, OCL MODE	3.9		mA
EPI <sub>DD</sub>	Earpiece Quiescent Current	EP ON only	4.4		mA
AUXI <sub>DD</sub>	AUXOUT Quiescent Current	AUXOUT ON only	4.8		mA
CPOUTI <sub>DD</sub>	CPOUT Quiescent Current	CPOUT ON only	4.8		mA
	KER AMPLIFIER	1,	1		
P <sub>LS</sub>	Max Loudspeaker Power	8Ω load, LS_ $V_{DD}$ = 5V	1.3		W
20	·	$8\Omega$ load, LS_V <sub>DD</sub> = 4.2V	0.9		W
		$8\Omega$ load, LS_V <sub>DD</sub> = 3.3V	0.6	0.44	W (mir
LS <sub>THD+N</sub>	Loudspeaker Harmonic Distortion	$8\Omega$ load, LS_V <sub>DD</sub> = 3.3V,			`
IHD+N		$P_O = 400 \text{mW}$	0.4		%
LS <sub>EFF</sub>	Efficiency	0 dB Input			
- 666		MCLK = 12.000 MHz	84		%
PSRR <sub>LS</sub>	Power Supply Rejection Ration (Loudspeaker)	AUX inputs terminated $C_{BYPASS} = 1.0 \mu F$ $V_{RIPPLE} = 200 \text{ mV}_{P-P}$ $f_{RIPPLE} = 217 \text{ Hz}$	54		dB
SNR <sub>LS</sub>	Signal to Noise Ratio	From 0 dB Analog AUX input at 1 kHz, A-weighted	76		dB
e <sub>N</sub>	Output Noise	A-weighted	350		μV
V <sub>os</sub>	Offset Voltage		7		mV
HEADPHONE			<u>I</u>		
P <sub>HP</sub>	Headphone Power	$32\Omega$ load, 3.3V, SE	33	20	mW (min)
		16Ω load, 3.3V, SE	52		mW
		32Ω load, 3.3V, OCL, VCM = 1.5V	31		mW
		32Ω load, 3.3V, OCL, VCM = 1.2V	20		mW
		16Ω load, 3.3V, OCL, VCM = 1.5V	50		mW
		16Ω load, 3.3V, OCL, VCM = 1.2V	32		mW
		AUX inputs terminated			
		$C_{BYPASS} = 1.0 \mu F$ $V_{RIPPLE} = 200 \text{ mV}_{P-P}$ $f_{RIPPLE} = 217 \text{ Hz}$			
PSRR <sub>HP</sub>	Power Supply Rejection Ratio	SE Mode	60		dB
	(Headphones)	OCL Mode VCM = 1.2V	68		dB
		OCL Mode VCM = 1.5V	65		dB

10.0 Electrical Characteristics (Notes 1, 2) Unless otherwise stated PLL\_V\_DD = 3.3V, D\_V\_DD = 3.3V, BB\_V\_DD = 1.8V, A\_V\_DD = 3.3V, LS\_V\_DD = 3.3V. The following specifications apply for the circuit shown in *Figure 2* unless otherwise stated. Limits apply for 25°C. (Continued)

Symbol			LM4935	
	Parameter	Conditions	Typical (Note 6)	Limit (Note 7)
HEADPHON	E AMPLIFIER			
t4u.com		From 0dB Analog AUX input A-weighted		
		SE Mode	98	
SNR <sub>HP</sub>	Signal to Noise Ratio	OCL Mode VCM = 1.2V	97	
		OCL Mode VCM = 1.5V	96	
HP <sub>THD+N</sub>	Headphone Harmonic Distortion	32Ω load, 3.3V, $P_O = 7.5$ mW	0.05	
e <sub>N</sub>	Output Noise	A-weighted	12	
$\Delta A_{\text{CH-CH}}$	Stereo Channel-to-Channel Gain Mismatch		0.3	
.,		SE Mode	61	
$X_{TALK}$	Stereo Crosstalk	OCL Mode	63	
EARPIECE A	AMPLIFIER			1
P <sub>EP</sub>	Earpiece Power	32Ω load, 3.3V	115	100
		16Ω load, 3.3V	150	
PSRR <sub>EP</sub>	Power Supply Rejection Ratio (Earpiece)	AUX inputs terminated $C_{BYPASS} = 1.0 \mu F$ $V_{RIPPLE} = 200 \text{ mV}_{P-P}$ $F_{RIPPLE} = 217 \text{ Hz}$	65	
SNR <sub>EP</sub>	Signal to Noise Ratio	From 0dB Analog AUX input, A-weighted	98	
EP <sub>THD+N</sub>	Earpiece Harmonic Distortion	$32\Omega$ load, 3.3V, P <sub>O</sub> = 50mW	0.04	
e <sub>N</sub>	Output Noise	A-weighted	24	
V <sub>os</sub>	Offset Voltage		15	
AUXOUT AM	IPLIFIER			
THD+N	Total Harmonic Distortion + Noise	$V_O = 1V_{RMS}$ , $5k\Omega$ load	0.02	
PSRR	Power Supply Rejection Ratio	AUX inputs terminated $C_{BYPASS} = 1.0 \mu F$ $V_{RIPPLE} = 200 mVPP$ $f_{RIPPLE} = 217 Hz$	70	
CP_OUT AM	PLIFIER			
THD+N	Total Harmonic Distortion + Noise	$V_O = 1V_{RMS}$ , $5k\Omega$ load	0.02	
PSRR	Power SUpply Rejection Ratio	$C_{BYPASS} = 1.0 \mu F$ $V_{RIPPLE} = 200 m V P P$ $f_{RIPPLE} = 217 H z$	68	
MONO ADC				
$R_{ADC}$	ADC Ripple		±0.25	
PB <sub>ADC</sub>	ADC Passband	Lower (HPF Mode 1), f <sub>S</sub> = 8 kHz	300	
		Upper	3470	
SBA <sub>ADC</sub>	ADC Stopband Attenuation	Above Passband	60	
		HPF Notch, 50 Hz/60 Hz (worst case)	58	
SNR <sub>ADC</sub>	ADC Signal to Noise Ratio	From CPI, A-weighted	90	
ADC <sub>LEVEL</sub>	ADC Full Scale Input Level		1	1

10.0 Electrical Characteristics (Notes 1, 2) Unless otherwise stated PLL\_ $V_{DD}$  = 3.3V, D\_ $V_{DD}$  = 3.3V, BB\_ $V_{DD}$  = 1.8V, A\_ $V_{DD}$  = 3.3V, LS\_ $V_{DD}$  = 3.3V. The following specifications apply for the circuit shown in *Figure 2* unless otherwise stated. Limits apply for 25°C. (Continued)

			LM49	Units		
Symbol	Parameter	Conditions	Typical Limit			
STEREO DAC			(Note 6)	(Note 7)		
				1	T	
NRlatasheet4u.co			0.1		dB	
PB <sub>DAC</sub>	DAC Passband		20		kHz	
SBA <sub>DAC</sub>	DAC Stopband Attenuation		70		dB	
SNR <sub>DAC</sub>	DAC Signal to Noise Ratio	A-weighted, AUXOUT	88		dB	
DR <sub>DAC</sub>	DAC Dynamic Range		96		dB	
DAC <sub>LEVEL</sub>	DAC Full Scale Output Level		1		$V_{RMS}$	
PLL						
F <sub>IN</sub>	Input Frequency Range	Min	0.5		MHz	
		Max	30		MHz	
I2S/PCM						
		f <sub>S</sub> = 48kHz; 16 bit mode	1.536		MHz	
f	I2S CLK Frequency	f <sub>S</sub> = 48kHz; 25 bit mode	2.4		MHz	
f <sub>I2SCLK</sub>	120 OLIVI Tequelicy	f <sub>S</sub> = 8kHz; 16 bit mode	0.256		MHz	
		f <sub>S</sub> = 8kHz; 25 bit mode	0.4		MHz	
		f <sub>S</sub> = 48kHz; 16 bit mode	0.768		MHz	
£	DOM OLIV Francisco	f <sub>S</sub> = 48kHz; 25 bit mode	1.2		MHz	
f <sub>PCMCLK</sub>	PCM CLK Frequency	f <sub>S</sub> = 8kHz; 16 bit mode	0.128		MHz	
		f <sub>S</sub> = 8kHz; 25 bit mode	0.2		MHz	
DC <sub>I2S CLK</sub>	I2S_CLK Duty Cycle	Min		40	% (min)	
		Max		60	% (max)	
DC <sub>I2S_WS</sub>	I2S_WS Duty Cycle		50		%	
I2C				•	•	
T <sub>I2CSET</sub>	I2C Data Setup Time	Refer to Pg. 18 for more details		100	ns (min)	
T <sub>I2CHOLD</sub>	I2C Data Hold Time	Refer to Pg. 18 for more details		300	ns (min)	
SPI				•		
T <sub>SPISETENB</sub>	Enable Setup Time			100	ns (min)	
T <sub>SPIHOLD-ENB</sub>	Enable Hold Time			100	ns (min)	
T <sub>SPISETD</sub>	Data Setup Time			100	ns (min)	
T <sub>SPIHOLDD</sub>	Data Hold Time			100	ns (min)	
T <sub>SPICL</sub>	Clock Low Time			500	ns (min)	
T <sub>SPICH</sub>	Clock High Time			500	ns (min)	
VOLUME CON	ITROL			1		
		Minimum Gain w/ AUX_BOOST OFF	-46.5		dB	
VCR <sub>AUX</sub>	AUX Volume Control Range	Maximum Gain w/ AUX_BOOST OFF	0		dB	
- AUA	2 2 2 2 2 3 3 3 3	Minimum Gain w/ AUX_BOOST ON	-34.5		dB	
		Maximum Gain w/ AUX_BOOST ON	12		dB	
		Minimum Gain w/ DAC_BOOST OFF	-46.5		dB	
VCR <sub>DAC</sub>	DAC Volume Control Range	Maximum Gain w/ DAC_BOOST OFF	0		dB	
- C. DAC		Minimum Gain w/ DAC_BOOST ON	-34.5		dB	
		Maximum Gain w/ DAC_BOOST ON	12		dB	
		Minimum Gain	-34.5		dB	
VCR <sub>CPIN</sub>	CPIN Volume Control Range	Maximum Gain	12		dB	

10.0 Electrical Characteristics (Notes 1, 2) Unless otherwise stated PLL\_ $V_{DD}$  = 3.3V, D\_ $V_{DD}$  = 3.3V, D\_ $V_{DD}$  = 3.3V, The following specifications apply for the circuit shown in *Figure 2* unless otherwise stated. Limits apply for 25°C. (Continued)

				LM49	35	
	Symbol	Parameter	Conditions	Typical	Limit	Units
				(Note 6)	(Note 7)	
	VOLUME CON	NTROL				
www.datashe		MIC Volume Control Range	Minimum Gain	6		dB
	VCR <sub>MIC</sub>	Mic Volume Control Hange	Maximum Gain	36		dB
	VCP	SIDETONE Volume Control Range	Minimum Gain	-30		dB
	VCR <sub>SIDE</sub>	SIDETONE Volume Control hange	Maximum Gain	0		dB
	SS <sub>AUX</sub>	AUX VCR Stepsize		1.5		dB
	SS <sub>DAC</sub>	DAC VCR Stepsize		1.5		dB
	SS <sub>CPIN</sub>	CPIN VCR Stepsize		1.5		dB
	SS <sub>MIC</sub>	MIC VCR Stepsize		2		dB
	SS <sub>SIDE</sub>	SIDETONE VCR Stepsize		3		dB

10.0 Electrical Characteristics (Notes 1, 2) Unless otherwise stated PLL\_ $V_{DD}$  = 3.3V, D\_ $V_{DD}$  = 3.3V, BB\_ $V_{DD}$  = 1.8V, A\_ $V_{DD}$  = 3.3V, LS\_ $V_{DD}$  = 3.3V. The following specifications apply for the circuit shown in *Figure 2* unless otherwise stated. Limits apply for 25°C. (Continued)

			LM4935			
Symbol	Parameter	Conditions	Typical (Note 6)	Limit (Note 7)	Units	
AUDIO PATH	GAIN W/ STEREO (bit 6 of 0x00h) I	ENABLED (AUX_L & AUX_R signals ide	entical and se	lected onto	mixer)	
v.datasheet4u.c	bm	Minimum Gain from AUX input, BOOST OFF	-34.5		dB	
	Loudspeaker Audio Path Gain	Maximum Gain from AUX input, BOOST OFF	12		dB	
		Minimum Gain from CPI input	-22.5		dB	
		Maximum Gain from CPI input	24		dB	
		Minimum Gain from AUX input, BOOST OFF	-52.5		dB	
		Maximum Gain from AUX input, BOOST OFF	-6		dB	
		Minimum Gain from CPI input	-40.5		dB	
	Headphone Audio Path Gain	Maximum Gain from CPI input	6		dB	
	Treadphone Addio Falli Calif	Minimum Gain from MIC input using SIDETONE path w/ VCR <sub>MIC</sub> gain = 6dB	-30		dB	
		Maximum Gain from MIC input using SIDETONE path w/ VCR <sub>MIC</sub> gain = 6dB	0		dB	
		Minimum Gain from AUX input, BOOST OFF	-40.5		dB	
		Maximum Gain from AUX input, BOOST OFF	6		dB	
		Minimum Gain from CPI input	-28.5		dB	
	Farnicae Audio Poth Goin	Maximum Gain from CPI input	18		dB	
	Earpiece Audio Path Gain	Minimum Gain from MIC input using SIDETONE path w/ VCR <sub>MIC</sub> gain = 6dB	-18		dB	
		Maximum Gain from MIC input using SIDETONE path w/ VCR <sub>MIC</sub> gain = 6dB	12		dB	
		Minimum Gain from AUX input, BOOST OFF	-46.5		dB	
	AUXOUT Audio Path Gain	Maximum Gain from AUX input, BOOST OFF	0		dB	
		Minimum Gain from CPI input	-34.5		dB	
		Maximum Gain from CPI input	12		dB	
		Minimum Gain from AUX input, BOOST OFF	-46.5		dB	
	CPOUT Audio Path Gain	Maximum Gain from AUX input, BOOST OFF	0		dB	
		Minimum Gain from MIC input	6		dB	
		Maximum Gain from MIC input	36		dB	

10.0 Electrical Characteristics (Notes 1, 2) Unless otherwise stated PLL\_ $V_{DD}$  = 3.3V, D\_ $V_{DD}$  = 3.3V, D\_ $V_{DD}$  = 3.3V, The following specifications apply for the circuit shown in *Figure 2* unless otherwise stated. Limits apply for 25°C. (Continued)

			LM49			
Symbol	Parameter	Conditions	Typical	Limit	Units	
			(Note 6)	(Note 7)		
Total DC Po	wer Dissipation					
tasheet4u.com		DAC (f <sub>S</sub> = 48kHz) and HP ON				
		f <sub>MCLK</sub> = 12MHz, PLL OFF	57		mW	
	MP3 Mode Power Dissipation	$f_{MCLK} = 13MHz$ , PLL ON $f_{PLLOUT} = 12MHz$	63		mW	
		$f_{MCLK} = 19.2MHz, PLL ON$ $f_{PLLOUT} = 12MHz$	64		mW	
		AUX Inputs selected and HP ON				
	EM Made Dawer Dissipation	f <sub>MCLK</sub> = 12MHz, PLL OFF	24		mW	
	FM Mode Power Dissipation	f <sub>MCLK</sub> = 13MHz, PLL OFF	25		mW	
		f <sub>MCLK</sub> = 19.2MHz, PLL OFF	27		mW	
		PCM DAC ( $f_S = 8kHz$ ) + ADC ( $f_S = 8kHz$ ) and EP ON				
	VOICE CODEC Mode Power	f <sub>MCLK</sub> = 12MHz, PLL OFF	49		mW	
	Dissipation	f <sub>MCLK</sub> = 13MHz, PLL OFF	50		mW	
		f <sub>MCLK</sub> = 19.2MHz, PLL ON	56		mW	
		$f_{PLLOUT} = 12MHz$				
		CP IN selected. EP and CPOUT ON				
	VOICE Module Mode Power	f <sub>MCLK</sub> = 12MHz, PLL OFF	30		mW	
	Dissipation	f <sub>MCLK</sub> = 13MHz, PLL OFF	31		mW	
		f <sub>MCLK</sub> = 19.2MHz, PLL OFF	33		mW	

**10.0 Electrical Characteristics** (Notes 1, 2) Unless otherwise stated PLL\_ $V_{DD}$  = 3.3V, D\_ $V_{DD}$  = 3.3V, BB\_ $V_{DD}$  = 1.8V, A\_ $V_{DD}$  = 3.3V, LS\_ $V_{DD}$  = 3.3V. The following specifications apply for the circuit shown in *Figure 2* unless otherwise stated. Limits apply for 25°C. (Continued)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not guarantee specific performance limits.

Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 2: All voltages are measured with respect to the relevant VSS pin unless otherwise specified. All grounds should be coupled as close as possible to the device.

WW. Note'3: The maximum power dissipation must be de-rated at elevated temperatures and is dictated by TJ<sub>MAX</sub>, θ<sub>JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation is P<sub>DMAX</sub> = (T<sub>JMAX</sub> – T<sub>A</sub>)/ θ<sub>JA</sub> or the number given in Absolute Maximum Ratings, whichever is lower.

- Note 4: Human body model: 100pF discharged through a  $1.5k\Omega$  resistor.
- Note 5: Machine model: 220pF 240pF discharged through all pins.
- Note 6: Typical values are measured at 25°C and represent the parametric norm.
- Note 7: Limits are guaranteed to Nationals AOQL (Average Outgoing Quality Level).
- Note 8: Best operation is achieved by maintaining 3.0V <  $A_{L}V_{DD}$  < 5.0 and 3.0V <  $D_{L}V_{DD}$  < 3.6V and  $A_{L}V_{DD}$  >  $D_{L}V_{DD}$  < 5.0 and 3.0V <  $D_{L}V_{DD}$  < 3.6V and  $D_{L}V_{DD}$  >  $D_{L}V_{DD}$  < 3.6V and  $D_{L}V_{DD}$  < 3.6V and  $D_{L}V_{DD}$  < 3.6V and  $D_{L}V_{DD}$  < 3.6V and  $D_{L}V_{DD}$
- Note 9: Digital shutdown current is measured with system clock set for PLL output while the PLL is disabled.
- Note 10: Disabling or bypassing the PLL will usually result in an improvement in noise measurements.

www.datasheet4

### 11.0 System Control


Method 1. I<sup>2</sup>C Compatible Interface

#### 11.1 I2C SIGNALS

In  $I^2C$  mode the LM4935 pin SCL is used for the  $I^2C$  clock SCL and the pin SDA is used for the  $I^2C$  data signal SDA. Both these signals need a pull-up resistor according to  $I^2C$  specification. The  $I^2C$  slave address for LM4935 is **0011010**<sub>2</sub>.

#### 11.2 I2C DATA VALIDITY


The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line can only be changed when SCL is LOW.



I<sup>2</sup>C Signals: Data Validity

#### 11.3 I2C START AND STOP CONDITIONS


START and STOP bits classify the beginning and the end of the I<sup>2</sup>C session. START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C master always generates START and STOP bits. The I<sup>2</sup>C bus is considered to be busy after START condition and free after STOP condition. During data transmission, I<sup>2</sup>C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.



#### 11.4 TRANSFERRING DATA


Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the 9<sup>th</sup> clock pulse, signifying an acknowledge. A receiver which has been addressed must generate an acknowledge after each byte has been received.

After the START condition, the I<sup>2</sup>C master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (R/W). The LM4935 address is **0011010<sub>2</sub>**. For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.



Register changes take an effect at the SCL rising edge during the last ACK from slave.

# 11.0 System Control (Continued)




w = write (SDA = "0")
r = read (SDA = "1")
ack = acknowledge (SDA pulled down by slave)
rs = repeated start


Example I<sup>2</sup>C Write Cycle

# 11.0 System Control (Continued)

When a READ function is to be accomplished, a WRITE function must precede the READ function, as shown in the Read Cycle waveform.







#### 11.5 I<sup>2</sup>C TIMING PARAMETERS

Symbol	Parameter	Limit	t	Units
		Min	Max	
1	Hold Time (repeated) START Condition	0.6		μs
2	Clock Low Time	1.3		μs
3	Clock High Time	600		ns
4	Setup Time for a Repeated START Condition	600		ns
5	Data Hold Time (Output direction, delay generated by LM4935)	300	900	ns
5	Data Hold Time (Input direction, delay generated by the Master)	0	900	ns
6	Data Setup Time	100		ns
7	Rise Time of SDA and SCL	20+0.1C <sub>b</sub>	300	ns
8	Fall Time of SDA and SCL	15+0.1C <sub>b</sub>	300	ns
9	Set-up Time for STOP condition	600		ns
10	Bus Free Time between a STOP and a START Condition	1.3		μs
Сь	Capacitive Load for Each Bus Line	10	200	pF

NOTE: Data guaranteed by design

## 11.0 System Control (Continued)

#### Method 2. SPI/Microwire Control/3-wire Control

The LM4935 can be controlled via a three wire interface consisting of a clock, data and an active low chip\_select. To use this control method connect SPI\_MODE to BB\_ $V_{\rm DD}$  and use TEST\_MODE/ $\overline{\rm CS}$  as the chip\_select as follows:




FIGURE 3. SPI Write Transaction

If the application requires read access to the register set; for example to determine the cause of an interrupt request or to read back a SAR data field, the GPIO2 pin can be configured as an SPI format serial data output by setting the GPIO\_SEL in the GPIO configuration register (0x1Ah) to SPI\_SDO. To perform a read rather than a write to a particular address the MSB of the register address field is set to a 1, this effectively mirrors the contents of the register field to read-only locations above 0x80h:




FIGURE 4. SPI Read Transaction




FIGURE 5. SPI Timing

www.datashee

# 12.0 Status & Control Registers

## TABLE 1. Register Map

Address	Register	7	6	5	4	3	2	1	0
0x00h	BASIC	OCL	STEREO	CAP	SIZE	USE_OSC	PLL_ENB	CHP_	MODE
0x01h	CLOCKS			R_C	)IV			ADCLK	DACCLK
0x02h	PLL_M	PLLINPUT PLL_M							RSVD
0x03h	PLL_N				PLL_I	V			
0x04h	PLL_P	RSVD		Q_DIV			PLL_P		RSVD
0x05h	PLL_MOD	RSVD	DITHER	LEVEL		F	PLL_N_MOD		
0x06h	ADC_1	HPF_M	MODE	SAMPL	E_RATE	RIGHT	LEFT	CPI	MIC
0x07h	ADC_2	IF216	ADC_I2SM	AG	C_FRAME_TI	ME	ADCMUTE	COMPND	U/ALAW
0x08h	AGC_1	NOISE_	GATE_THRE	SHOLD	NG_ON	A	GC_TARGET	Γ	AGC_ENB
0x09h	AGC_2	AGC_TIGHT		AGC_DECAY	,		AGC_MA	X_GAIN	
0x0Ah	AGC_3	Д	GC_ATTACK	,		AGO	C_HOLD_TIM	1E	
0x0Bh	MIC_1		INT_EXT	SE_DIFF	MUTE		PREAM	P_GAIN	
0x0Ch	MIC_2			BTN_DEBO	UNCE_TIME	BTNTYPE	MIC_BIAS_	VOLTAGE	VCMVOLT
0x0Dh	SIDETONE						SIDETON	E_ATTEN	
0x0Eh	CP_INPUT			MUTE		(	CPI_LEVEL		
0x0Fh	AUX_LEFT	AUX_DAC	MUTE	BOOST		AUX	_LEFT_LEV	EL	
0x10h	AUX_RIGHT	AUX_DAC	AUX_DAC MUTE BOOST AUX_RIGHT_LEVEL					'EL	
0x11h	DAC	DACMUTE	BOOST	USAXLVL			AC_LEVEL		
0x12h	CP_OUTPUT				MICGATE	MUTE	LEFT	RIGHT	MIC
0x13h	AUX OUTPUT					MUTE	LEFT	RIGHT	CPI
0x14h	LS_OUTPUT					MUTE	LEFT	RIGHT	CPI
0x15h	HP_OUTPUT				MUTE	LEFT	RIGHT	CPI	SIDE
0x16h	EP_OUTPUT				MUTE	LEFT	RIGHT	CPI	SIDE
0x17h	DETECT			HS_DBN	IC_TIME		TEMP_INT	BTN_INT	DET_INT
0x18h	STATUS	GPIN	TEMP	SARTRG2	SARTRG1	BTN	MIC	STEREO	HEADSET
0x19h	AUDIO_IF	I2S_SDC	D_DATA	PCMCLMS	PCMSYMS	I2SCLKMS	I2SWSMS	AUDIO_I	IF_MODE
0x1Ah	GPIO	GPIODATA	PCM_LNG	I2S_MODE	SAR_C	H_SEL		GPIO_SEL	
0x1Bh	SAR_SLT0/1	SLT1ENB		SLOT1_FS		SLT0ENB		SLOT0_FS	
0x1Ch	SAR_SLT2/3			SLT2VBB	SLT3ENB	SLT2ENB		SLOT2_FS	
0x1Dh	SAR_DATA_0				SLOT0_E	DATA			
0x1Eh	SAR_DATA_1				SLOT1_E				
0x1Fh	SAR_DATA_2		SLOT2_DATA						
0x20h	SAR_DATA_3		SLOT3_DATA						
0x21h	DC_VOL					MAX	_LVL	EFFECT	DCVLENB
0x22h	TRIG_1	TRIG_1 [3:0]				SOU	RCE	DIR	ENB
0x23h	TRIG_1_MSB	TRIG_1 [11:4]							
0x24h	TRIG_2	TRIG_2 [3:0] SOURCE DIR ENB						ENB	
0x25h	TRIG_2_MSB				TRIG_2 [				
0x26h	DEBUG	GPIO_TEST	RSVD	RSVD	RSVD	SOFT	RSVD	RSVD	RSVD
		_MODE				RESET			
	Fo	r all registers,	the default	setting of da	ta bits 7 thro	ugh 0 are al	I set to zero		

For all registers, the default setting of data bits 7 through 0 are all set to zero.

RESERVED bits should always be set to zero.

#### 12.1 BASIC CONFIGURATION REGISTER

This register is used to control the basic function of the chip.

### TABLE 2. BASIC (0x00h)

Bits	Field	Description								
1:0	CHIP_MODE	The LM4935 can	The LM4935 can be placed in one of four modes which dictate its basic operation. When a new							
www.datach	eet4u.com	mode is selected	mode is selected the LM4935 will change operation silently and will re-configure the power							
ww.uatasi	eet4u.com	management pro	management profile automatically. The modes are described as follows:							
		CHIP MODE	Audio System	Detection System	Typical Application					
		002	Off	Off	Power-down Mode					
		012	Off	On	Stand-by mode with headset event					
					detection					
		102	On	Off	Active without headset event detection					
		112	On	On	Active with headset event detection					
2	PLL_ENABLE	If set the PLL car	n be used.							
3	USE_OSC	If set the power r	If set the power management and control circuits will assume that no external clock is available and							
		will resort to usin	g an on-chip oscilla	ator for SAR, headset	detection and analog power management					
		functions such as	s click and pop.							
5:4	CAP_SIZE	_	• .	to stabilize once char	ge/discharge is complete, based on the size					
		of the bypass ca								
		CAP_SIZE	Bypass C	apacitor Size	Turn-off/on time					
		002	0	.1 μF	45 ms/75 ms					
		012		1 μF	45 ms/140 ms					
		102	2	.2 μF	45 ms/260 ms					
		112	4	.7 μF	45 ms/500 ms					
6	STEREO	If set, the mixers	assume that the si	ignals on the left and r	ight internal busses are highly correlated					
			•		uced by 6 dB to allow enough headroom for					
		them to be summed at the Loudspeaker, Earpiece, CPOUT, and AUXOUT amplifiers. For the								
		Headphone amplifier, if this bit is set, the left and right signal levels are routed to the corresponding								
			•		and the right signals are added and routed					
	001		· · · · · · · · · · · · · · · · · · ·		y 6dB to allow enough headroom.					
7	OCL	If set the part is I	placed in OCL (Out	put Capacitor Less) m	ode.					

For reliable headset / push button detection the following bits should be defined before enabling the headset detection system by setting bit 0 of CHIP\_MODE:

The OCL-bit (Cap / Capless headphone interface; bit 7 of this register)

The headset insert/removal debounce settings (bits 6:3 of DETECT (0x17h))

The BTN\_TYPE-bit (Parallel / Series push button type; bit 3 MIC\_2 register (0x0Ch))

The parallel push button debounce settings (bits 5:4 of MIC\_2 register (0x0Ch))

All register fields controlling the audio system should be defined before setting bit 1 of CHIP\_MODE and should not be altered while the audio sub-system is active.

If the analog or digital levels are below –12 dB then it is not necessary to set the stereo bit allowing greater output levels to be obtained for such signals.

### 12.2 CLOCKS CONFIGURATION REGISTER

This register is used to control the clocks throughout the chip.

### TABLE 3. CLOCKS (0x01h)

Bits         Field         Description           0         DAC_CLK         Selects the clock to be used by the audio DAC system.           1         DAC_CLK         DAC Input Source           1         ADC_CLK         PLL Input (MCLK or I2S_CLK)           1         ADC_CLK         Audio ADC Input Source           0         MCLK           1         PLL Output Source           0         MCLK           1         PLL Output PLL Output           7:2         R_DIV         Divide Value           0         Bypass           1         Bypass           1         Bypass           2         1.5           3         2           4         2.5           5         3           6         3.5           7         4           8         4.5           9         5           10         5.5           11         6           2.5         3           4         2.5           5         3           6         3.5           7         4           8         4.5           9			(	,
DAC_CLK	Bits	Field	Descr	ription
O	0	DAC_CLK	Selects the clock to be used by the audio DAC sys	stem.
ADC_CLK   Selects the clock to be used by the audio ADC system.	sheet4u.com		DAC_CLK	DAC Input Source
ADC_CLK	31100140.00111		0	PLL Input (MCLK or I2S_CLK)
ADC_CLK			1	PLL Output
Name	1	ADC_CLK	Selects the clock to be used by the audio ADC sys	tem.
7:2         R_DIV         PLL Output           R_DIV         Divide Value           0         Bypass           1         Bypass           2         1.5           3         2           4         2.5           5         3           6         3.5           7         4           8         4.5           9         5           10         5.5           11         6           12         6.5           13 to 61         7 to 31           62         31.5			ADC_CLK	Audio ADC Input Source
7:2         Programs the R divider (divides from an expected 12.000 MHz input).           R_DIV         Divide Value           0         Bypass           1         Bypass           2         1.5           3         2           4         2.5           5         3           6         3.5           7         4           8         4.5           9         5           10         5.5           11         6           12         6.5           13 to 61         7 to 31           62         31.5			0	MCLK
R_DIV     Divide Value       0     Bypass       1     Bypass       2     1.5       3     2       4     2.5       5     3       6     3.5       7     4       8     4.5       9     5       10     5.5       11     6       12     6.5       13 to 61     7 to 31       62     31.5			1	PLL Output
0     Bypass       1     Bypass       2     1.5       3     2       4     2.5       5     3       6     3.5       7     4       8     4.5       9     5       10     5.5       11     6       12     6.5       13 to 61     7 to 31       62     31.5	7:2	R_DIV	Programs the R divider (divides from an expected	12.000 MHz input).
1     Bypass       2     1.5       3     2       4     2.5       5     3       6     3.5       7     4       8     4.5       9     5       10     5.5       11     6       12     6.5       13 to 61     7 to 31       62     31.5			R_DIV	Divide Value
2     1.5       3     2       4     2.5       5     3       6     3.5       7     4       8     4.5       9     5       10     5.5       11     6       12     6.5       13 to 61     7 to 31       62     31.5			0	Bypass
3     2       4     2.5       5     3       6     3.5       7     4       8     4.5       9     5       10     5.5       11     6       12     6.5       13 to 61     7 to 31       62     31.5			1	Bypass
4     2.5       5     3       6     3.5       7     4       8     4.5       9     5       10     5.5       11     6       12     6.5       13 to 61     7 to 31       62     31.5			2	1.5
5     3       6     3.5       7     4       8     4.5       9     5       10     5.5       11     6       12     6.5       13 to 61     7 to 31       62     31.5			3	2
6     3.5       7     4       8     4.5       9     5       10     5.5       11     6       12     6.5       13 to 61     7 to 31       62     31.5			4	2.5
7 4 8 4.5 9 5 10 5.5 11 6 12 6.5 13 to 61 7 to 31 62 31.5			5	3
8 4.5 9 5 10 5.5 11 6 12 6.5 13 to 61 7 to 31 62 31.5			6	3.5
9 5 10 5.5 11 6 12 6.5 13 to 61 7 to 31 62 31.5			7	4
10 5.5 11 6 12 6.5 13 to 61 7 to 31 62 31.5			8	4.5
11 6 12 6.5 13 to 61 7 to 31 62 31.5			9	5
12 6.5 13 to 61 7 to 31 62 31.5			10	5.5
13 to 61 7 to 31 62 31.5			11	6
62 31.5			12	6.5
			13 to 61	7 to 31
63 32			62	31.5
			63	32

#### 12.3 LM4935 CLOCK NETWORK

The audio ADC operates at 125\*fs, so it requires a 1.000 MHz clock to sample at 8 kHz (at point **C** as marked on the following diagram). The stereo DAC operates at 250\*fs, i.e. 12.000 MHz (at point **B**) for 48 kHz data. It is expected that the PLL is used to drive the audio system unless a 12.000 MHz master clock is supplied and the sample rate is always a multiple of 8 kHz, in which case the PLL can be bypassed to reduce power, clock division instead being performed by the Q and R dividers. The PLL can also use the I2S clock input as a source. In this case, the audio DAC uses the clock from the output of the PLL and the audio ADC either uses the PLL output divided by 2\*FSDAC/FSADC or a system clock divided by Q, this allows n\*8 kHz recording and AL1 kHz playback.

MCLK must be less than or equal to 30 MHz, the I2S clock should be an integer multiple of the DAC's sampling frequency and should be below 6 MHz.

When using the Class D amplifier with the DAC the Class D clock generator will assume 12 MHz at point **A**, if this is not the case then the DAC and power stage may become unsynchronized and SNR performance may be reduced.

The LM4935 is designed to work from a 12.000 MHz or 11.025 MHz clock at point **A**. This is used to drive the power management and control logic. Performance may not meet the electrical specifications if the frequency at this point deviates significantly beyond this range.




FIGURE 6. LM4935 Clock Network

www.datasheet4

## 12.0 Status & Control Registers (Continued)

#### 12.4 COMMON CLOCK SETTINGS FOR THE DAC & ADC

The DAC has an over sampling rate of 125 but requires a 250\*fs clock at point **B**. This allows a simple clocking solution as it will work from 12.000 MHz (common in most systems with Bluetooth or USB) at 48 kHz exactly, the following table describes the clock required at point **B** for various clock sample rates in the different DAC modes:

**TABLE 4. Common DAC Clock Frequencies** 

DAC Sample Rate (kHz) Clock Required at B (MHz) 8 2 11.025 2.75625 12 3 16 4 22.05 5.5125 6 32 8 44.1 11.025 48 12

The ADC has an over sampling ratio of 125 so the table below shows the required clock frequency at point C.

**TABLE 5. Common ADC Clock Frequencies** 

ADC Sample Rate (kHz)	Clock Required at C (MHz)
8	1
11.025	1.378125
12	1.5
16	2
22.05	2.75625
24	3

Methods for producing these clock frequencies are described in the PLL Section.

#### 12.5 PLL M DIVIDER CONFIGURATION REGISTER

This register is used to control the input section of the PLL.

### TABLE 6. PLL\_M (0x02h)

Bits	Field	Description						
0	RSVD	RESERVED						
6:1	PLL_M eet4u.com	PLL_M	Input Divider Value					
ww.datasii	CC140.00111	0	1					
		1	2					
		2	3					
		3	4					
		462	563					
		63	64					
7	PLL_INPUT	Programs the PLL input multiplexer to select betw	een:					
		PLL_INPUT	PLL Input Source					
		0	MCLK					
		1	I2S_CLK					

The M divider should be set such that the output of the divider is between 0.5 MHz and 5 MHz.

The division of the M divider is derived from PLL\_M such that:

$$M = PLL_M + 1$$

Note 11: See Further Notes on PLL Programming for more detail.

#### 12.6 PLL N DIVIDER CONFIGURATION REGISTER

This register is used to control the feedback divider of the PLL.

### TABLE 7. PLL\_N (0x03h)

	Bits	Field	Descripti	Description				
	7:0	PLL_N	Programs the PLL feedback divider as follows:					
.datasheet	4u com		PLL_N	Feedback Divider Value				
v.datasiioct	-40.00111		0 to 10	10				
			11	11				
			12	12				
			13	13				
			14	14				
			249	249				
			250 to 255	250				

The N divider should be set such that the output of the divider is between 0.5 MHz and 5 MHz. (Fin/M)\*N will be the target resting VCO frequency,  $F_{VCO}$ . The N divider should be set such that 40 MHz < (Fin/M)\*N < 60 MHz. Fin/M is often referred to as  $F_{comp}$  (comparison frequency) or  $F_{ref}$  (reference frequency), in this document  $F_{comp}$  is used.

The integer division of the N divider is derived from PLL\_N such that:

For 9 < PLL\_N < 251: N = PLL\_N

Note 12: See Further Notes on PLL Programming for further details.

### 12.7 PLL P DIVIDER CONFIGURATION REGISTER

This register is used to control the output divider of the PLL.

### TABLE 8. PLL\_P (0x04h)

Bits	Field	Description						
0	RSVD	RSVD RESERVED						
3:1 / datash	PLL_P eet4u.com	PLL_P	Output Divider Value					
r.uatasii	CC140.COM	0002	1					
		0012	2					
		0102	3					
		0112	4					
		1002	5					
		1012	6					
		1102	7					
		1112	8					
6:4	Q_DIV	Programs the Q Divider (divides from an expected 12.000 MHz input).						
		Q_DIV	Divide Value					
		0002	2					
		0012	3					
		0102	4					
		0112	6					
		1002	8					
		1012	10					
		1102	12					
		1112	13					
7	RSVD	RESERVED						

The division of the P divider is derived from PLL\_P such that:

 $P = PLL_P + 1$ 

Note 13: See Further Notes on PLL Programming for more details.

#### 12.8 PLL N MODULUS CONFIGURATION REGISTER

This register is used to control the modulation applied to the feedback divider of the PLL.

### TABLE 9. PLL\_N\_MOD (0x05h)

Bits	Field	Description			
4:0	PLL_N_MOD	Programs the PLL N divider's fractional component:			
neet4u.com		PLL_N_MOD	Fractional Addition		
asiidet+u.com		0	0/32		
		1	1/32		
		2 to 30	2/32 to 30/32		
		31	31/32		
6:5	DITHER_LEVEL	Allows control over the dither used by the N divider:			
		DITHER_LEVEL	Value		
		002	Medium		
		012	Small		
		102	Large		
		112	Off		
7	RSVD	RESERVED			

The complete N divider is a fractional divider as such:

$$N = PLL_N + PLL_N_MOD/32$$

If the modulus input is zero then the N divider is simply an integer N divider. The output from the PLL is determined by the following formula:

$$F_{out} = (F_{in}^*N)/(M^*P)$$

Note 14: See Further Notes on PLL Programming for more details.

#### 12.9 FURTHER NOTES ON PLL PROGRAMMING

The sigma-delta PLL is designed to drive audio circuits requiring accurate clock frequencies of up to 30 MHz with frequency errors noise-shaped away from the audio band. The 5 bits of modulus control provide exact synchronization of 48 kHz and 44.1 kHz sample rates from any common system clock. In systems where an isochronous I2S data stream is the source of data to the DAC a clock synchronous to the sample rate should be used as input to the PLL (typically the I2S clock). If no isochronous source is available then the PLL can be used to obtain a clock that is accurate to within 1 Hz of the correct sample rate although this is highly unlikely to be a problem.

www.datasheet4u.com




FIGURE 7. PLL Overview

TABLE 10. Example PLL Settings for 48 kHz and 44.1 kHz Sample Rates

F <sub>in</sub> (MHz)	F <sub>s</sub> (kHz)	M	N	Р	PLL_M	PLL_N	PLL_N_MOD	PLL_P	F <sub>out</sub> (MHz)
11	48	11	60	5	10	60	0	4	12
12.288	48	4	19.53125	5	3	19	17	4	12
13	48	13	60	5	12	60	0	4	12
14.4	48	9	37.5	5	8	37	16	4	12
16.2	48	27	100	5	26	100	0	4	12
16.8	48	14	50	5	13	50	0	4	12
19.2	48	13	40.625	5	12	40	20	4	12
19.44	48	27	100	6	26	100	0	5	12
19.68	48	21	64.03125	5	20	64	1	4	12
19.8	48	17	51.5	5	16	51	16	4	12
11	44.1	11	55.125	5	10	55	4	4	11.025
11.2896	44.1	8	39.0625	5	7	39	2	4	11.025
12	44.1	5	22.96875	5	4	22	31	4	11.025
13	44.1	13	55.125	5	12	55	4	4	11.025
14.4	44.1	12	45.9375	5	11	45	30	4	11.025
16.2	44.1	9	30.625	5	8	9	20	4	11.025
16.8	44.1	17	55.78125	5	16	30	25	4	11.025
19.2	44.1	16	45.9375	5	15	45	30	4	11.025
19.44	44.1	14	39.6875	5	13	39	22	4	11.025
19.68	44.1	21	47.0625	4	20	47	2	3	11.025
19.8	44.1	11	30.625	5	10	30	204	4	11.025

These tables cover the most common applications, obtaining clocks for derivative sample rates such as 22.05 kHz should be done by increasing the P divider value or using the R/Q dividers.

If the user needs to obtain a clock unrelated to those described above, the following method is advised. An example of obtaining 12.000 MHz from 1.536 MHz is shown below (this is typical for deriving DAC clocks from I2S datastreams).

Choose a small range of P so that the VCO frequency is swept between 40 MHz and 60 MHz. So for P = 3 to 5, sweep the M inputs from 1 to 3. The most accurate N and N\_MOD can be calculated by:

www.datasheet4u.com

N = FLOOR(((Fout/Fin)\*(P\*M)),1)

 $N_MOD = ROUND(32*((((Fout)/Fin)*(P*M)-N),0)$ 

This shows that setting M = 1, N = 39+1/16, P = 5 (i.e.  $PLL_M = 0$ ,  $PLL_N = 39$ ,  $PLL_N = 39$ ,  $PLL_N = 4$ ) gives a comparison frequency of 1.5 MHz, a VCO frequency of 60 MHz and an output frequency of 12.000 MHz. The same settings can be used to get 11.025 from 1.4112 MHz for 44.1 kHz sample rates.

Care must be taken when synchronization of isochronous data is not possible, i.e. when the PLL has to be used but an exact frequency match cannot be found. The I2S should be master on the LM4935 so that the data source can support appropriate SRC as required. This method should only be used with data being read on demand to eliminate sample rate mismatch problems.

Where a system clock exists at an integer multiple of the required ADC or DAC clock rate it is preferable to use this rather than the PLL. The LM4935 is designed to work in 8, 12, 16, 24, 48 kHz modes from a 12 MHz clock and 8, 13, 26, 52 kHz modes from a 13 MHz clock without the use of the PLL. This saves power and reduces clock jitter which can affect SNR.

The actual ADC and DAC sample rates are set up by the PLL and internal clock dividers.

### 12.10 ADC\_1 CONFIGURATION REGISTER

This register is used to control the LM4935's audio ADC.

### TABLE 11. ADC\_1 (0x06h)

Bits	Field	Description					
0	MIC_SELECT	If set the microphone preamp output is added to the ADC input signal.					
nyw datash	CPI_SELECT	If set the cell phone input is added to the ADC	input signal.				
2	LEFT_SELECT	If set the left stereo bus is added to the ADC i	nput signal.				
3	RIGHT_SELECT	If set the right stereo bus is added to the ADC	input signal.				
5:4	ADC_SAMPLE_	Programs the closest expected sample rate of	the mono ADC, which is a variable required by the				
	RATE	AGC algorithm whenever the AGC is in use. T	his does not set the sample rate of the mono ADC.				
		ADC_SAMPLE_RATE	Sample Rate				
		002	8 kHz				
		012	12 kHz				
		102	16 kHz				
		11 <sub>2</sub> 24 kHz					
7:6	HPF_MODE	Sets the HPF of the ADC					
		HPF-MODE	HPF Response				
		002	No HPF				
		012	F <sub>S</sub> = 8 kHz, -0.5 dB @ 300 Hz, Notch @ 55 Hz				
			$F_S = 12 \text{ kHz}, -0.5 \text{ dB } @ 450 \text{ Hz}, \text{ Notch } @ 82 \text{ Hz}$				
			F <sub>S</sub> = 16 kHz, -0.5 dB @ 600 Hz, Notch @ 110 Hz				
		102	F <sub>S</sub> = 8 kHz, -0.5 dB @ 150 Hz, Notch @ 27 Hz				
			$F_S = 12 \text{ kHz}, -0.5 \text{ dB } @ 225 \text{ Hz}, \text{ Notch } @ 41 \text{ Hz}$				
			F <sub>S</sub> = 16 kHz, -0.5 dB @ 300 Hz, Notch @ 55 Hz				
		11 <sub>2</sub>	No HPF				

www.datashe

# 12.0 Status & Control Registers (Continued)

### 12.11 ADC\_2 CONFIGURATION REGISTER

This register is used to control the LM4935's audio ADC.

### TABLE 12. ADC\_2 (0x07h)

Bits	Field	Dosor	intion			
0	ULAW/ALAW	Description				
U	ULAVV/ALAVV	If COMPAND is set then the data across the PCM interface to the DAC and from the ADC is				
et4u.com	1	companded as follows:				
		ULAW/ALAW	Commanding Type			
		0	μ-law			
		1	A-law			
1	COMPAND	If set the 16 bit PCM data from the ADC is companded before the PCM interface and the PCM				
		data to the DAC is treated as companded data.				
2	ADC_MUTE	If set the analog inputs to the ADC are muted.				
5:3	AGC_FRAME_TIME	This sets the frame time to be used by the AGC algorithm. In a given frame, the AGC's peak				
		ng microphone audio signal and compares this				
		value to the target value of the AGC defined by AGC_TARGET (bits [3:1] of register (0x0 order to adjust the microphone preamplifiers gain accordingly. AGC_FRAME_TIME basic the sample rate of the AGC to adjust for a wide variety of speech patterns. (Note 15)				
		AGC_FRAME_TIME	Time (ms)			
		0002	96			
		0012	128			
		0102	192			
		0112	256			
		1002	384			
		1012	512			
		1102	768			
		1112	1000			
6	ADC_I2S_M	If set the DAC clock system is enabled to drive the I2S in master mode. The Point B frequency				
		should be double that at Point C. This bit should be set when using the I2S interface in master				
		mode to read SAR information whenever both the audio ADC and DAC are inactive.				
7	AUDIO_IF_2_16BIT	IF_2_16BIT If set the PCM and I2S interfaces are 16 bits per word in master mode. The 2 last clock cyc				
		word are 25% shorter to allow generation.	, ,			

Note 15: Refer to the AGC overview for further detail.

### 12.12 AGC\_1 CONFIGURATION REGISTER

This register is used to control the LM4935's Automatic Gain Control. (Note 16)

TABLE 13. AGC\_1 (0x08h)

Bits	Field	Description				
0	AGC_ENABLE	If set the AGC controls the analog microphone preamplifier gain into the system. The microphone input must be passed to the ADC.				
v <del>w.aatasr</del> 3:1	AGC_TARGET	Programs the target level of the AGC. This will depend on the expected transients and desired headroom. Refer to AGC_TIGHT (bit 7 of 0x09h) for more detail.				
		AGC_TARGET	Target Level			
		0002	−6 dB			
		0012	−8 dB			
		0102	-10 dB			
		0112	-12 dB			
		1002	-14 dB			
		1012	–16 dB			
		1102	–18 dB			
		1112	-20 dB			
4	NOISE_GATE_ON	If set, signals below the noise gate threshold are muted. The noise gate is only activated after a set period of signal absence.				
7:5	NOISE_	This field sets the expected background noise level relative to the peak signal level. The sole				
	GATE_	presence of signals below this level will not result in an AGC gain change of the input and will be				
	THRES	gated from the ADC output if the NOISE_GATE_ON is set. This level must be set even if the noise				
		gate is not in use as it is required by the AGC algorithm.				
		NOISE_GATE_THRES	Level			
		0002	-72 dB			
		001 <sub>2</sub>	-66 dB			
		0102	-60 dB			
		011 <sub>2</sub>	−54 dB			
		1002	-48 dB			
		101 <sub>2</sub>	-42 dB			
		1102	-36 dB			
		1112	-30 dB			

Note 16: See the AGC overview.

### 12.13 AGC\_2 CONFIGURATION REGISTER

This register is used to control the LM4935's Automatic Gain Control.

### TABLE 14. AGC\_2 (0x09h)

TABLE 14. AGC_2 (0.00911)					
Bits	Field	Description			
3:0	AGC_MAX_GAIN	This programs the maximum gain that the AGC algorithm can apply to the microphone preamplifier.			
neet4u.com		AGC_MAX_GAIN	Max Pream	nplifier Gain	
		00002	6	dB	
		00012	8	dB	
		00102	10	dB	
		0011 <sub>2</sub> 12 dB		dB	
		0100 <sub>2</sub> to 1100 <sub>2</sub>			
		1101 <sub>2</sub>	32 dB		
		1110 <sub>2</sub>	34	dB	
		1111 <sub>2</sub>	36	dB	
6:4	AGC_DECAY	rograms the speed at which the AGC will increase gains if it detects the input level is a quiet ignal.			
		AGC_DECAY	Step Time (ms)		
		0002	32		
		001 <sub>2</sub>	64		
		0102	128		
		011 <sub>2</sub>	256		
		1002	5	512	
		101 <sub>2</sub>	1024		
		110 <sub>2</sub>	20	48	
		1112	40	96	
7	AGC_TIGHT	If set the AGC algorithm controls the microphone preamplifier more exactly. (Note 17)			
	AGC_TIGHT = 0	AGC_TARGET	Min Level	Max Level	
		0002	−6 dB	−3 dB	
		001 <sub>2</sub>	–8 dB	-4 dB	
		0102	–10 dB	−5 dB	
		011 <sub>2</sub>	–12 dB	−6 dB	
		1002	–14 dB	−7 dB	
		101 <sub>2</sub>	–16 dB	-8 dB	
		110 <sub>2</sub>	–18 dB	−9 dB	
		111 <sub>2</sub>	–20 dB	-10 dB	
	AGC_TIGHT = 1	0002	−6 dB	−3 dB	
		001 <sub>2</sub>	-8 dB	−5 dB	
		0102	-10 dB	−7 dB	
		0112	–12 dB	−9 dB	
		1002	-14 dB	–11 dB	
		1012	-16 dB	–13 dB	
		1102	–18 dB	–15 dB	
		1112	-20 dB	–17 dB	

**Note 17:** The AGC can be used to control the analog path of the microphone to the output stages or to optimize the microphone path for recording on the ADC. When the analog path is used this bit should be set to ensure the target is tightly adhered to. If the ADC is the only destination of the microphone or the desired analog mixer level is line level then AGC\_TIGHT should be cleared, allowing greater dynamic rage of the recorded signal. For further details see the **AGC overview**.

## 12.14 AGC\_3 CONFIGURATION REGISTER

This register is used to control the LM4935's Automatic Gain Control. (Note 18)

### TABLE 15. AGC\_3 (0x0Ah)

Bits	Field	Description			
4:0	AGC_HOLDTIME	Programs the amount of delay before the AGC algorithm begins to adjust the gain of the microphone preamplifier.			
, dataah					
w.datasr	eet4u.com	AGC_HOLDTIME	No. of speech segments		
		000002	0		
		000012	1		
		000102	2		
		000112	3		
		00100 <sub>2</sub> to 11100 <sub>2</sub>	4 to 28		
		11101 <sub>2</sub>	29		
		111102	30		
		11111 <sub>2</sub>	31		
7:5	AGC_ATTACK	Programs the speed at which the AGC will reduce	uce gains if it detects the input level is too large.		
		AGC_ATTACK	Step Time (ms)		
		0002	32		
		0012	64		
		0102	128		
		0112	256		
		1002	512		
		1012	1024		
		1102	2048		
		1112	4096		

Note 18: See the AGC overview.


www.datasheet4

## 12.0 Status & Control Registers (Continued)

#### 12.15 AGC OVERVIEW

The Automatic Gain Control (AGC) system can be used to optimize the dynamic range of the ADC for voice data when the level of the source is unknown. A target level for the output is set so that any transients on the input won't clip during normal operation. The AGC circuit then compares the output of the ADC to this level and increases or decreases the gain of the microphone preamplifier to compensate. If the audio from the microphone is to be output digitally through the ADC then the full dynamic range of the ADC can be used automatically. If the output is through the analog mixer then the ADC is used to monitor the microphone level. In this case, the analog dynamic range is less important than the absolute level, so  $AGC\_TIGHT$  should be set to tie transients closely to the target level.

To ensure that the system doesn't reduce the quality of the speech by constantly modulating the microphone preamplifier gain, the ADC output is passed through an envelope detector. This frames the output of the ADC into time segments roughly equal to the phonemes found in speech (AGC\_FRAME\_TIME). To calculate this, the circuit must also know the sample rate of the data from the ADC (ADC\_SAMPLERATE). If after a programmable number of these segments (AGC\_HOLDTIME), the level is consistently below target, the gain will be increased at a programmable rate (AGC\_DECAY). If the signal ever exceeds the target level (AGC\_TARGET) then the gain of the microphone is reduced immediately at a programmable rate (AGC\_ATTACK). This is demonstrated below:



**AGC Operation Example** 

The signal in the above example starts with a small analog input which, after the hold time has timed out, triggers a rise in the gain  $((1) \rightarrow (2))$ . After some time the real analog input increases and it reaches the threshold for a gain reduction which decreases the gain at a faster rate  $((2) \rightarrow (3))$  to allow the elimination of typical popping noises.

Only ADC outputs that are considered signal (rather than noise) are used to adjust the microphone preamplifier gain. The signal to noise ratio of the expected input signal is set by NOISE\_GATE\_THRESHOLD. In some situations it is preferable to remove audio considered to be consisting solely of background noise from the audio output; for example conference calls. This can be done by setting NOISE\_GATE\_ON. This does not affect the performance of the AGC algorithm.

The AGC algorithm should not be used where very large background noise is present. If the type of input data, application and microphone is known then the AGC will typically not be required for good performance, it is intended for use with inputs with a large dynamic range or unknown nominal level. When setting NOISE\_GATE\_THRESHOLD be aware that in some mobile phone scenarios the ADC SNR will be dictated by the microphone performance rather than the ADC or the signal. Gain changes to the microphone are performed on zero crossings. To eliminate DC offsets, wind noise, and pop sounds from the output of the ADC, the ADC's HPF should always be enabled.

www.national.com

#### 12.16 MIC\_1 CONFIGURATION REGISTER

This register is used to control the microphone configuration.

#### TABLE 16. MIC\_1 (0x0Bh)

Bits	Field	Descr	ription	
3:0	PREAMP_GAIN	Programs the gain applied to the microphone preamplifier if the AGC is not in use.		
www.datash	eet4u.com	PREAMP_GAIN	Gain	
ww.uatasii	cetau.com	00002	6 dB	
		00012	8 dB	
		00102	10 dB	
		00112	12 dB	
		0100 <sub>2</sub> to 1100 <sub>2</sub>	14 dB to 30 dB	
		1101 <sub>2</sub>	32 dB	
		11102	34 dB	
		1111 <sub>2</sub>	36 dB	
4	MIC_MUTE	If set the microphone preamplifier is muted.		
5	INT_SE_DIFF	If set the internal microphone is assumed to be si	ingle ended and the negative connection is	
		connected to the ADC common mode point internally. This allows a single-ended internal		
		microphone to be used.		
6	INT_EXT	If set the single ended external microphone is used and the negative microphone input is grounded		
		internally, otherwise internal microphone operation	n is assumed. (Note 19)	

Note 19: On changing INT\_EXT from internal to external note that the dc blocking cap will not be charged so some time should be taken (300 ms for a 1 µF cap) between the detection of an external headset and the switching of the output stages and ADC to that input to allow the DC points on either side of this cap to stabilize. This can be accomplished by deselecting the microphone input from the audio outputs and ADC until the DC points stabilize.

An active MIC path to CPOUT or the ADC may result in the microphone DC blocking caps causing audio pops under the following situations:

- 1) Switching between internal and external microphone operation while in chip modes '10' or '11'.
- 2) Toggling in and out of powerdown/standby modes.
- 3) Toggling between chip modes '10' and '11' whenever external microphone operation is selected.
- 4) The insertion/removal of a headset while in chip modes '10' or '11' whenever external microphone operation is selected.

To avoid these potential pop issues, it is recommended to deselect the microphone input from CPOUT and ADC until the DC points stabilize.

www.datashe

### 12.0 Status & Control Registers (Continued)

#### 12.17 MIC\_2 CONFIGURATION REGISTER

This register is used to control the microphone configuration.

TABLE 17. MIC\_2 (0x0Ch)

			- ш.о_2 (олоон)			
Bits	Field	Description				
0	OCL_	Selects the voltage used as virtual ground (HP_VMID pin) in OCL mode. This will depend on the				
o+4 oom	VCM_	available supply and the power o	one amplifiers.			
et4u.com	VOLTAGE	OCL_VCM_VOLTAGE	Volt	tage		
		0	1.:	2V		
		1	1.	5V		
2:1	MIC_	Selects the voltage as a reference	e to the internal and external micr	ophones. Only one bias pin is		
	BIAS_	driven at once depending on the	INT_EXT bit setting found in the M	/IIC_1 (0x0Bh) register.		
	VOLTAGE	MIC_BIAS_VOLTAGE should be	set to '11' only if $A_V_{DD} > 3.4V$ . Ir	n OCL mode,		
		MIC_BIAS_VOLTAGE = '00' (EX	$T_BIAS = 2.0V$ ) should not be use	d to generate the EXT_BIAS		
		supply for a cellular headset exte	rnal microphone. Please refer to T	able 18 for more detail.		
		MIC_BIAS_VOLTAGE	EXT_BIAS	INT_BIAS		
		002	2.0V	2.0V		
		012	2.5V	2.5V		
		102	2.8V	2.8V		
		112	3.3V	3.3V		
3	BUTTON_TYPE	If set the LM4935 assumes that the button (if used) in the headset is in series (series push buttor				
		with the microphone, opening the	circuit when pressed. The default	t is for the button to be in parallel		
		(parallel push button), shorting or	ut the microphone when pressed.			
5:4	BUTTON_	Sets the time used for debouncing the pushing of the button on a headset with a parallel push				
	DEBOUNCE_	button.				
	TIME	BUTTON_DEB	BOUNCE_TIME	Time (ms)		
		00	02	0		
		0.	1 <sub>2</sub>	8		
		10	02	16		
		1:	1 <sub>2</sub>	32		
	,	•		,		

In OCL mode there is a trade-off between the external microphone supply voltage (EXT\_MIC\_BIAS - OCL\_VCM\_ VOLTAGE) and the maximum output power possible from the headphones. A lower OCL\_VCM\_VOLTAGE gives a higher microphone supply voltage but a lower maximum output power from the headphone amplifiers due to the lower OCL\_VCM\_VOLTAGE - A\_V<sub>SS</sub>.

TABLE 18. External MIC Supply Voltages in OCL Mode

Available	Recommended	Supply to Microphone		
$A_V_{DD}$	EXT_MIC_BIAS	OCL_VCM_VOLT = 1.5V	OCL_VCM_VOLT = 1.2V	
> 3.4V	3.3V	1.8V	2.1V	
2.9V to 3.4V	2.8V	1.3V	1.6V	
2.8V to 2.9V	2.5V	1.0V	1.3V	
2.7V to 2.8V	2.5V	-	1.3V	

#### 12.18 SIDETONE ATTENUATION REGISTER

This register is used to control the analog sidetone attenuation. (Note 20)

#### TABLE 19. SIDETONE (0x0Dh)

- 1							
	Bits	Field	Description				
	3:0	SIDETONE_	Programs the attenuation applied to the microphone preamp output to produce a sidetone signal.				
١٨/\	w datash	ATTEN eet4u.com	SIDETONE_ATTEN	Attenuation			
***	vvv.dataori	00170.00111	00002	-Inf			
			0001 <sub>2</sub>	-30 dB			
			00102	–27 dB			
			0011 <sub>2</sub>	–24 dB			
			01002	–21 dB			
			0101 <sub>2</sub> to 1010 <sub>2</sub>	−18 dB to −3 dB			
			1011 <sub>2</sub> to 1111 <sub>2</sub>	0 dB			

Note 20: An active SIDETONE path to an audio output may result in the microphone DC blocking caps causing audio pops under the following situations:

- 1) Switching between internal and external microphone operation while in chip modes '10' or '11'.
- 2) Toggling in and out of powerdown/standby modes.
- 3) Toggling between chip modes '10' and '11' whenever external microphone operation is selected.
- 4) The insertion/removal of a headset while in chip modes '10' or '11' whenever external microphone operation is selected.

To avoid potential pop noises, it is recommended to set SIDETONE\_ATTEN to '0000' until DC points have stabilized whenever the SIDETONE path is used.

#### 12.19 CP\_INPUT CONFIGURATION REGISTER

This register is used to control the differential cell phone input.

#### TABLE 20. CP\_INPUT (0x0Eh)

	Bits	Field	Description		
	4:0	CPI_LEVEL	Programs the gain/attenuation applied to the cell p	phone input.	
www.datashe	et4u com		CPI_LEVEL	Level	
** ** ** · Gataorio	01-0.00111		000002	−34.5 dB	
			000012	–33 dB	
			000102	–31.5 dB	
			000112	-30 dB	
			00100 to 11100 <sub>2</sub>	-28.5 dB to +7.5 dB	
			11101 <sub>2</sub>	+9 dB	
			11110 <sub>2</sub>	+10.5 dB	
			11111 <sub>2</sub>	+12 dB	
	5	CPI_MUTE	If set the CPI input is muted at source.		

40

#### 12.20 AUX\_LEFT CONFIGURATION REGISTER

This register is used to control the left aux analog input.

#### TABLE 21. AUX\_LEFT (0x0Fh)

Bits	Field	Description			
4:0	AUX_	Programs the gain/attenuation applied to the AUX LEFT analog input to the mixer. (Note 21)			
www.datach	LEFT_	AUX_LEFT_LEVEL	Level (With Boost)	Level (Without Boost)	
v w.uatasii	eet4u.com LEVEL	000002	−34.5 dB	-46.5 dB	
		000012	-33 dB	–45 dB	
		000102	−31.5 dB	-43.5 dB	
		000112	-30 dB	-42 dB	
		00100 to 11100 <sub>2</sub>	-28.5 dB to +7.5 dB	-40.5 dB to -4.5 dB	
		11101 <sub>2</sub>	+9 dB	-3 dB	
		11110 <sub>2</sub>	+10.5 dB	−1.5 dB	
		11111 <sub>2</sub>	+12 dB	0 dB	
5	AUX_	If set the gain of the AUX_LEFT i	nput to the mixer is increased by	12 dB (see above).	
	LEFT_				
	BOOST				
6	AUX_L_MUTE	If set the AUX LEFT input is mute	ed.		
7	AUX_OR_DAC_L	If set the AUX LEFT input is passed to the mixer, the default is for the DAC LEFT output to be			
		passed to the mixer.			

Note 21: The recommended mixer level is 1V RMS. The auxiliary analog inputs can be boosted by 12 dB if enough headroom is available. Clipping may occur if the analog power supply is insufficient to cater for the required gain.

### 12.21 AUX\_RIGHT CONFIGURATION REGISTER

This register is used to control the right aux analog input.

#### TABLE 22. AUX\_RIGHT (0x10h)

	Bits	Field		Description	
-	4:0	AUX_	Programs the gain/attenuation ap	plied to the AUX RIGHT analog in	put to the mixer. (Note 22)
www.datasheet	Au com	RIGHT_	AUX_RIGHT_LEVEL	Level (With Boost)	Level (Without Boost)
www.datasrioct	-40.00111	LEVEL	000002	−34.5 dB	-46.5 dB
			000012	-33 dB	-45 dB
			000102	−31.5 dB	-43.5 dB
			000112	-30 dB	-42 dB
			00100 to 11100 <sub>2</sub>	-28.5 dB to +7.5 dB	-40.5 dB to -4.5 dB
			11101 <sub>2</sub>	+9 dB	−3 dB
			11110 <sub>2</sub>	+10.5 dB	-1.5 dB
			11111 <sub>2</sub>	+12 dB	0 dB
-	5	AUX_	If set the gain of the AUX_RIGHT	input to the mixer is increased by	/ 12 dB (see above).
		RIGHT_BOOST			
	6	AUX_R_MUTE	If set the AUX RIGHT input is mu	ited.	
-	7 AUX_OR_DAC_R		If set the AUX RIGHT input is passed to the mixer, the default is for the DAC RIGHT output to be		
_			passed to the mixer.		

Note 22: The recommended mixer level is 1V RMS. The auxiliary analog inputs can be boosted by 12 dB if enough headroom is available. Clipping may occur if the analog power supply is insufficient to cater for the required gain.

#### 12.22 DAC CONFIGURATION REGISTER

This register is used to control the DAC levels to the mixer.

#### **TABLE 23. DAC (0x11h)**

Bits	Field	Description					
4:0	DAC_LEVEL	Programs the gain/attenuation ap	Programs the gain/attenuation applied to the DAC input to the mixer. (Note 23)				
nyw datash	neet4u.com	DAC_LEVEL	Level (With Boost)	Level (Without Boost)			
www.dataoi	1001-10.00111	000002	−34.5 dB	-46.5 dB			
		000012	-33 dB	-45 dB			
		000102	−31.5 dB	-43.5 dB			
		000112	-30 dB	-42 dB			
		00100 to 11100 <sub>2</sub>	-28.5 dB to +7.5 dB	-40.5 dB to -4.5 dB			
		11101 <sub>2</sub>	+9 dB	−3 dB			
		111102	+10.5 dB	−1.5 dB			
		11111 <sub>2</sub>	+12 dB	0 dB			
5	USE_AUX_	If set the gain of the DAC inputs is controlled by the AUX_LEFT and AUX_RIGHT registers, allowing					
	LEVELS	a stereo balance to be applied.					
6	BOOST	If set the gain of the DAC inputs to the mixer is increased by 12 dB (see above).					
7	DAC_MUTE	If set the stereo DAC input is mu	ted on the next zero crossing.				
1		-	-	-			

Note 23: The output from the DAC is 1V RMS for a full scale digital input. This can be boosted by 12 dB if enough headroom is available. Clipping may occur if the analog power supply is insufficient to cater for the required gain.

#### 12.23 CP\_OUTPUT CONFIGURATION REGISTER

This register is used to control the differential cell phone output. (Note 24)

#### TABLE 24. CP\_OUTPUT (0x12h)

Bits	Field	Description			
0	MIC_SELECT	If set the microphone channel of the mixer is added to the cellphone output signal.			
et4u com	RIGHT_SELECT	If set the right channel of the mixer is added to the cellphone output signal.			
2	LEFT_SELECT	If set the left channel of the mixer is added to the cellphone output signal.			
3	CPO_MUTE	If set the CPOUT output is muted.			
4	MIC_NOISE_GATE	If this is set and NOISE_GATE_ON (register 0x08h) is enabled, the MIC to CPO path will be			
		gated if the signal is determined to be noise by the AGC (that is, if the signal is below the set			
		noise threshold).			
	0 et4u.com 2 3	0 MIC_SELECT  1 RIGHT_SELECT  2 LEFT_SELECT  3 CPO_MUTE			

Note 24: The gain of cell phone output amplifier is 0 dB.

www.national.com 44

#### 12.24 AUX\_OUTPUT CONFIGURATION REGISTER

This register is used to control the differential auxiliary output. (Note 25)

#### TABLE 25. AUX\_OUTPUT (0x13h)

Bits	Field	Description		
0	CPI_SELECT	If set the cell phone input channel of the mixer is added to the aux output signal.		
ww datash	RIGHT_SELECT	If set the right channel of the mixer is added to the aux output signal.		
2	LEFT_SELECT	If set the left channel of the mixer is added to the aux output signal.		
3	AUX_MUTE	If set the aux output is muted.		

Note 25: The gain of the auxiliary output amplifier is 0 dB. If a second (external) loudspeaker amplifier is to be used its gain should be set to 12 dB to match the onboard loudspeaker amplifier gain.

www.datashee

# 12.0 Status & Control Registers (Continued)

### 12.25 LS\_OUTPUT CONFIGURATION REGISTER

This register is used to control the loudspeaker output. (Note 26)

#### TABLE 26. LS\_OUTPUT (0x14h)

Bits	Field	Description
0	CPI_SELECT	If set the cell phone input channel of the mixer is added to the loudspeaker output signal.
et4u com	RIGHT_SELECT	If set the right channel of the mixer is added to the loudspeaker output signal.
2	LEFT_SELECT	If set the left channel of the mixer is added to the loudspeaker output signal.
3	LS_MUTE	If set the loudspeaker output is muted.

Note 26: The gain of the loudspeaker output amplifier is 12 dB.

www.national.com 46

#### 12.26 HP\_OUTPUT CONFIGURATION REGISTER

This register is used to control the stereo headphone output. (Note 27)

#### TABLE 27. HP\_OUTPUT (0x15h)

Bits	Field	Description
0	SIDETONE_SELECT	If set the sidetone channel of the mixer is added to both of the headphone output signals.
ww.datash	CPI_SELECT	If set the cell phone input channel of the mixer is added to both of the headphone output signals.
2	RIGHT_SELECT	If set the right channel of the mixer is added to the headphone output. If the STEREO bit (0x00h) is set, the right channel is added to the right headphone output signal only. If the STEREO bit (0x00h) is cleared, it is added to both the right and left headphone output signals.
3	LEFT_SELECT	If set the left channel of the mixer is added to the headphone output. If the STEREO bit (0x00h) is set, the left channel is added to the left headphone output signal only. If the STEREO bit (0x00h) is cleared, it is added to both the right and left headphone output signals.
4	HP_MUTE	If set the headphone output is muted.

Note 27: The gain of the headphone output amplifier is -6 dB for the cell phone input channel and sidetone channel of the mixer. When the STEREO bit (0x00h) is set, headphone output amplifier gain is -6 dB for the left and right channel. When the STEREO bit (0x00h) is cleared, the headphone output amplifier gain is -12 dB for the left and right channel (to allow enough headroom for adding them and routing them to both headphone amplifiers).

#### 12.27 EP\_OUTPUT CONFIGURATION REGISTER

This register is used to control the mono earpiece output. (Note 28)

#### TABLE 28. EP\_OUTPUT (0x16h)

	Bits	Field	Description	
	0	SIDETONE_SELECT	If set the sidetone channel of the mixer is added to the earpiece output signal.	
www.datashe	et4u.com	CPI_SELECT	If set the cell phone input channel of the mixer is added to the earpiece output signal.	
www.datasiic	2	RIGHT_SELECT	If set the right channel of the mixer is added to the earpiece output signal.	
	3	LEFT_SELECT	If set the left channel of the mixer is added to the earpiece output signal.	
	4	EP_MUTE	If set the earpiece output is muted.	

Note 28: The gain of the earpiece output amplifier is 6 dB.

www.national.com 48

#### 12.28 DETECT CONFIGURATION REGISTER

This register is used to control the headset detection system.

#### TABLE 29. DETECT (0x17h)

Bits	Field	Description				
0	DET_INT	If set an IRQ is raised when a change is detected in the headset status. Clearing this bit will clear an IRQ that has been triggered by the headset detect.				
<del>w.datash</del> 1	BTN_INT	If set an IRQ is raised when the headset button is has been triggered by a button event.				
2	TEMP_INT	If set an IRQ is raised during a temperature event. If cleared, the LM4935 will still automatically cycle the power amplifiers off if the internal temperature is too high. This bit should not be set whenever the loudspeaker amplifier is turned on. Clearing this bit will clear an IRQ that has been triggered by a temperature event.				
6:3	HS_ DBNC_TIME	Sets the time used for debouncing the analog significant insertion/removal of a headset.	nals from the detection inputs used to sense the			
		HS_DBNC_TIME	Time (ms)			
		00002	0			
		00012	8			
		00102	16			
		00112	32			
		01002	48			
		01012	64			
		01102	96			
		01112	128			
		10002	192			
		1001 <sub>2</sub>	256			
		10102	384			
		10112	512			
		1100 <sub>2</sub>	768			
		1101 <sub>2</sub>	1024			
		1110 <sub>2</sub>	1536			
		11112	2048			

www.datasheet4

#### 12.0 Status & Control Registers (Continued)

#### 12.29 HEADSET DETECT OVERVIEW

The LM4935 has built in monitors to automatically detect headset insertion or removal. The detection scheme can differentiate between mono, stereo, mono-cellular and stereo-cellular headsets. Upon detection of headset insertion or removal, the LM4935 updates read-only bit 0 - headset absence/presence, bit 1- mono/stereo headset and bit 2 - headset without mic / with mic, of the STATUS register (0x18h). Headset insertion/removal and headset type can also be detected in standby mode; this consumes no analog supply current when the headset is absent.

The LM4935 can be programmed to raise an interrupt (set the IRQ pin high) when headset insert/removal is sensed by setting ubit 0 of DETECT (0x17h). When headset detection is enabled in active mode and a headset is not detected, the HPL\_OUT and HPR\_OUT amplifiers will be disabled (switched off for capless mode and muted for AC-coupled mode) and the EXT\_BIAS pin will be disconnected from the MIC\_BIAS amplifier, irrespective of control register settings.

The LM4935 also has the capability to detect button press, when a button is present on the headset microphone. Both parallel button-type (in parallel with the headset microphone, default value) and series button-type (in series with the headset microphone) can be detected; the button type used needs to be defined in bit 3 of MIC\_2 (0x0Ch). Button press can also be detected in stand-by mode; this consumes 10  $\mu$ A of analog supply current for a series type push button and 100  $\mu$ A for a parallel type push button. Upon button press, the LM4935 updates bit 3 of STATUS (0x18h). In active OCL mode, with internal microphone selected (INT\_EXT = 0; (reg 0x0Bh)), if a parallel pushbutton headset is inserted into the system, INT\_EXT must be set high before BTN (bit 3 of STATUS (0x18h)) can be read. The LM4935 can also be programmed to raise an interrupt on the IRQ pin when button press is sensed by setting bit 1 of DETECT.

The LM4935 provides debounce programmability for headset and button detect. Debounce programmability can be used to reject glitches generated, and hence avoid false detection, while inserting/removing a headset or pressing a button.

Headset insert/removal debounce time is defined by HS\_DBNC\_TIME; bits 6:3 of DETECT (0x17h). Parallel button press debounce time is defined by BTN\_DBNC\_TIME; bits 5:4 of MIC\_2 (0x0Ch).

Note that since the first effect of a series button press (microphone disconnected) is indistinguishable from headset removal, the debounce time for series button press in defined by HS\_DBNC\_TIME.

Headset and push button detection can be enabled by setting CHIP\_MODE 0; bit 0 of BASIC (0x00h). For reliable headset / push button detection all following bits should be defined before enabling the headset detection system:

- 1) the OCL-bit (AC-Coupled / Capless headphone interface (bit 7 of BASIC (0x00h))
- 2) the headset insert/removal debounce settings (bit 6:3 of DETECT (0x17h))
- 3) the BTN\_TYPE-bit (Parallel / Series push button type (bit 3 of MIC\_2 (0x0Ch))
- 4) the parallel push button debounce settings (bit 5:4 of MIC\_2 (0x0Ch))

Figure 8 shows terminal connections and jack configuration for various headsets. Care should be taken to avoid any DC path from the MIC\_DET pin to ground when a headset is not inserted.

www.national.com 50




FIGURE 8. Headset Configurations Supported by the LM4935

The wiring of the headset jack to the LM4935 will depend on the intended mode of the headphone amplifier:




FIGURE 9. Connection of Headset Jack to LM4935 Depends on the Mode of the Headphone Amplifier.

#### 12.30 STATUS REGISTER

This register is used to report the status of the device.

#### TABLE 30. STATUS (0x18h)

Bits	Field	Description
0	HEADSET	This field is high when headset presence is detected (only valid if the detection system is
v <del>w datash</del>	not4u.com	enabled). (Note 29)
1	STEREO_	This field is high when a headset with stereo speakers is detected (only valid if the detection
	HEADSET	system is enabled). (Note 29)
2	MIC	This field is high when a headset with a microphone is detected (only valid if the detection system is enabled). (Note 29)
3	BTN	This field is high when the button on the headset is pressed (only valid if the detection system is enabled). IRQ is cleared when the button has been released <b>and</b> this register has been written to.
4	SAR TRIG 1	If this field is high then an event has happened on SAR trigger 1 (write to this register to clear IRQ).
5	SAR TRIG 2	If this field is high then an event has happened on SAR trigger 2 (write to this register to clear IRQ).
6	TEMP	If this field is high then a temperature event has occurred (write to this register to clear IRQ). This field will stay high even when the IRQ is cleared so long as the event occurs. This bit is only valid whenever the loudspeaker amplifier is turned off.
7	GPIN	When GPIO_SEL is set to a readable configuration a digital input on GPIO1 can be read back here.

Note 29: The detection IRQ is cleared when this register has been written to.

#### 12.31 AUDIO INTERFACE CONFIGURATION REGISTER

This register is used to control the configuration of the audio data interfaces.

#### TABLE 31. AUDIO\_IF (0x19h)

			IADEL OILA	ODIO_II (OX	1011)				
Bits	Field			Des	scription				
1:0	AUDIO_IF_MODE	Selects the function	of the 6 audio	interface IOs					
datasheet4u.co	nino.	AUDIO_IF_MODE	I2S_	I2S_	128_	128_	GPIO_1	GPIO_2	
atasi ioci +u.oc	7111		CLK pin	WS pin	SDI pin	SDO pin	pin	pin	
		002	I <sup>2</sup> S	I <sup>2</sup> S	I <sup>2</sup> S	I <sup>2</sup> S	GPIO	GPIO	
			CLK	WS	SDI	SDO	1	2	
		012	PCM	PCM	-	PCM	GPIO	GPIO	
			CLK	SYNC		SDO	1	2	
		102	PCM	PCM	PCM	PCM	GPIO	GPIO	
			CLK	SYNC	SDI	SDO	1	2	
		112	l <sup>2</sup> S	I <sup>2</sup> S	I <sup>2</sup> S	PCM	PCM	PCM	
			CLK	WS	SDI	SDO	CLK	SYNC	
_ 2	I2S_WS_MS	If set the I <sup>2</sup> S_WS is	produced by t	he LM4935 aı	nd the I <sup>2</sup> S_W	S pin will be a	n output.		
3	I2S_CLK_MS	If set the I <sup>2</sup> S_CLK is	produced by	the LM4935 a	and the I <sup>2</sup> S_C	LK pin will be	an output.		
4	PCM_SYNC_MS	If set the PCM_SYN	C is produced	by the LM493	35 and the rel	levant pin will	e an output.		
5	PCM_CLK_MS	If set the PCM_CLK	is produced b	y the LM4935	and the relev	vant pin will be	be an output.		
7:6	I2S_SDO_DATA	The two ADCs on the	e LM4935 car	both be read	I via the isoch	ronous I2S in	terface. The n	rface. The most recent	
		valid sample is outpu		_		r to the GPIO	configuration	register	
		(0x1Ah) for more info	ormation on S	AR_CH_SEL)					
		I2S_5	SDO_DATA		LE	FT	RIG	iHT	
			002		AUDIO	O ADC	SAR_C	H_SEL	
			012		SAR V	'SAR 1	SAR_C	H_SEL	
			102		SAR V	'SAR 2	SAR_C	H_SEL	
			112		A_V	<sub>DD</sub> /2	SAR_C	H_SEL	

#### 12.32 DIGITAL AUDIO DATA FORMATS

I2S master mode can only be used when the DAC is enabled unless the ADC\_I2S\_M bit is set. PCM Master mode can only be used when the ADC is enabled. If the PCM receiver interface is operated in slave mode the clock and sync should be enabled at the same time as the PCM receiver uses the first PCM frame to calculate the PCM interface format. This format can not be changed unless a soft reset is issued. It is strongly recommended that the LM4935 is operated in master mode as this eliminates the risk of sample rate mismatch between the data converters and the audio interfaces.

In master mode the I2S\_CLK has a 60/40 duty cycle and a frequency of 50\*fs. In slave mode the PCM and I2S receivers only www.orecordetheu1sto16 and 18 bits of the serial words respectively. The I2S format is as follows:




FIGURE 10. I<sup>2</sup>S Serial Data Format (Default Mode)




FIGURE 11. PCM Serial Data Format (16 bit Slave Example)

When SAR SDO data is passed to the I2S, it is left aligned (MSB aligned) to allow lower I2S resolutions to be used. If the DAC is driven from the PCM interface then the left channel of the DAC is used and the right channel is inactive.

#### 12.33 GPIO CONFIGURATION REGISTER

This register is used to control the GPIO system.

TABLE 32. GPIO (0x1Ah)

Bits	Field		Description		
2:0	GPIO_SEL	This sets the function of the GPI	Os when the Audio Interface is not	using them.	
et4u.com		GPIO_SEL	GPIO 1	GPIO 2	
Ct-u.com		0002	0	0	
		0012	READABLE	SPI_SDO	
		0102	LS_AMP_ENABLE	SPI_SDO	
		0112	GPIO_DATA	SPI_SDO	
		1002	0	SPI_SDO	
		1012	READABLE	SAR_SDO	
		1102	LS_AMP_ENABLE	SAR_SDO	
		1112	GPIO_DATA	SAR_SDO	
		Setting GPIO_SEL = "010" with the	ne GPIO_TEST_MODE bit (register	0X26h) set configures the	
		GPIOs for digital mic operation. V	Vith this setting, GPI01 will output \	/ADC_CLK_OUT to provide a	
		clock for the digital mic. GPIO2 w	vill accept digital mic data. GPIO1's	LS_AMP_ENABLE setting will	
		be logic high whenever the louds	peaker amplifier is enabled. This is	useful for enabling an externa	
				useful for enability art externa	
		amplifier for stereo loudspeaker a		useful for enabling an externa	
4:3	SAR_CH_SEL	amplifier for stereo loudspeaker a			
4:3	SAR_CH_SEL	amplifier for stereo loudspeaker a This field selects the SAR output	applications.	annel or for SAR_SDO via	
4:3	SAR_CH_SEL	amplifier for stereo loudspeaker a This field selects the SAR output GPIO2.	applications. channel for the 2nd (Right) I <sup>2</sup> S cha	annel or for SAR_SDO via	
4:3	SAR_CH_SEL	amplifier for stereo loudspeaker a This field selects the SAR output GPIO2. SAR_CH_SEL	applications. channel for the 2nd (Right) I <sup>2</sup> S cha	annel or for SAR_SDO via Channel R_1	
4:3	SAR_CH_SEL	amplifier for stereo loudspeaker at This field selects the SAR output GPIO2.  SAR_CH_SEL  002	applications. channel for the 2nd (Right) I <sup>2</sup> S cha	channel or for SAR_SDO via Channel R_1 R_2	
4:3	SAR_CH_SEL	amplifier for stereo loudspeaker at This field selects the SAR output GPIO2.  SAR_CH_SEL  002  012	applications. channel for the 2nd (Right) I <sup>2</sup> S cha Selected VSAF	Channel R_1 R_2 r BB_V_DD	
4:3	SAR_CH_SEL	amplifier for stereo loudspeaker at This field selects the SAR output GPIO2.  SAR_CH_SEL  002  012  102  112	spplications. channel for the 2nd (Right) I <sup>2</sup> S channel for the 2nd (Right	Channel R_1 R_2 r BB_V_DD	
		amplifier for stereo loudspeaker at This field selects the SAR output GPIO2.  SAR_CH_SEL  002  012  102  112  If set the I2S operates in left justibelow. (Note 30)	spplications. channel for the 2nd (Right) I <sup>2</sup> S channel for the 2nd (Right	Channel Channel R_1 R_2 r BB_V_DD DD/2 as DSP mode). See example	

Note 30: The left justified  $I^2S$  mode is similar to normal  $I^2S$  other than there is no delay between a change in WS to the MSB:




FIGURE 12. I<sup>2</sup>S Serial Data Format (Left Justified Mode)

#### 12.34 SAR CHANNELS 0 & 1 CONFIGURATION REGISTER

This register is used to control channel 0 and 1 of the SAR system. (Note 31)

#### TABLE 33. SAR\_SLOT01 (0x1Bh)

Bits	Field	Description			
2:0	SLOT_0_FS	Programs the sampling frequency	Programs the sampling frequency of SAR channel 0:		
datasheet4u.com		SLOT_0_FS	Sample Rate @ 12.000 MHz		
.uatasiieet+u.com			(point A)		
		0002	13.888 kHz		
		0012	3.472 kHz		
		0102	0.868 kHz		
		0112	217 Hz		
		1002	54 Hz		
		1012	14 Hz		
		1102	4 Hz		
		1112	1 Hz		
3	SLOT_0_ENB	If set then VSAR 1 is sampled int SAR ADC.	o SAR slot 0 which also activates the		
6:4	SLOT_1_FS	Programs the sampling frequency	of SAR channel 1:		
		SLOT_1_FS	Sample Rate @ 12.000 MHz		
			(point A)		
		0002	13.888 kHz		
		0012	3.472 kHz		
		0102	0.868 kHz		
		0112	217 Hz		
		1002	54 Hz		
		1012	14 Hz		
		1102	4 Hz		
		1112	1 Hz		
7	SLOT_1_ENB	If set then VSAR 2 is sampled int SAR ADC.	o SAR slot 1 which also activates the		

Note 31: See the section SAR Overview for more details on this register.

#### 12.35 SAR CHANNELS 2 & 3 CONFIGURATION REGISTER

This register is used to control channel 2 and 3 of the SAR system. (Note 31)

#### TABLE 34. SAR\_SLOT23 (0x1Ch)

	Bits	Field	Description		
	2:0	SLOT_2_FS	Programs the sampling frequency of S	SAR channels 2 and 3:	
www.datashe	et/u.com		SLOT_2_FS	Sample Rate @ 12.000 MHz	
www.datasne	et <del>-</del> u.com			(point A)	
			0002	13.888 kHz	
			0012	3.472 kHz	
			0102	0.868 kHz	
			0112	217 Hz	
			1002	54 Hz	
			101 <sub>2</sub>	14 Hz	
			1102	4 Hz	
			1112	1 Hz	
	3	SLOT_2_ENB	If set then D_V <sub>DD</sub> / 2 or BB_V <sub>DD</sub> (dep into SAR slot 2 which also activates the		
	4	SLOT_3_ENB	If set then A_V <sub>DD</sub> / 2 is sampled into S SAR ADC.	SAR slot 3 which also activates the	
	5	SLOT_2_VBB	If set then BB_V <sub>DD</sub> input is used as in D_V <sub>DD</sub> .	put to SAR slot 2 rather than the	

#### 12.36 SAR DATA 0 TO 3 REGISTERS

These registers are used to read the 8 MSBs from the 4 SAR channels.

#### TABLE 35. SAR\_DATA\_0 Register (0x1Dh)

Bits	Field	Description
7:0	SLOT_0_DATA	Latest slot 0 sample bits 11:4.

www.datasheet4u.com

#### TABLE 36. SAR\_DATA\_1 Register (0x1Eh)

Bits	Field	Description
7:0	SLOT_1_DATA	Latest slot 1 sample bits 11:4.

#### TABLE 37. SAR\_DATA\_2 Register (0x1Fh)

Bits	Field	Description
7:0	SLOT_2_DATA	Latest slot 2 sample bits 11:4.

#### TABLE 38. SAR\_DATA\_3 Register (0x20h)

Bits	Field	Description
7:0	SLOT_3_DATA	Latest slot 3 sample bits 11:4.

#### 12.37 SAR OVERVIEW

The SAR controller works via a scheduler that allocates time slots for each of the four channels. All four channels can operate up to the same maximum frequency. When the sampling frequency of a channel is to be reduced the time slot allocated to that channel is simply enabled less often. For example if one slot is to work at a quarter of the frequency of the others then only one in four of its allocated slot triggers the SAR to activate:

www.datasheet4u.com




FIGURE 13. Internal SAR Control Signals to SAR Module

Each time slot is used to sample a single fixed input, slot 0 is used for VSAR 1, slot 1 for VSAR 2, slot 2 for either  $D_{DD}$  or  $BB_{DD}^*$  and slot 3 for the  $A_{DD}^*$ . When a particular time slot is activated the correct mux, clock and enable controls to the ADC module are produced and the output sampled when ready. If the  $D_{DD}^*$  or the  $A_{DD}^*$  are being sampled then a voltage divider is used to half the input to below the full scale reference of 2.5V. As this results in a current path to ground it is only inserted while the ADC is settling to reduce power consumption.

Using this method, samples can be taken using as little power as possible while allowing sample rates as low as 1 Hz. The data can either be read directly or used to trigger interrupts when set voltages are passed. This reduces the baseband controllers software overhead and IO bandwidth, further reducing system power.

The full scale digital output from the SAR is equal to 2.5V. The  $A_{-}V_{DD}$  and  $D_{-}V_{DD}$  inputs are divided by two during sampling. The SAR ADC can be activated at any time, even while the chip is in shutdown mode (chip mode '00'). This allows the LM4935 to perform housekeeping duties such as voltage monitoring with minimal power consumption.

\*Depending on SLOT\_2\_VBB in SAR\_SLOT23 (0x1Ch).

Only the 8 MSBS [11:4] from the 12 bits of SAR output data can be read back using the I<sup>2</sup>C interface.

The SPI interface can be used to access all 12 bits of the SAR output data. In this case, GPIO2 should be set to SAR\_SDO by setting GPIO\_SEL in register (0x1Ah). The SAR channel selected by SAR\_CH\_SEL in the GPIO register is then output onto GPIO2 as follows:




FIGURE 14. SPI SAR Read Transaction (GPIO2 set to SAR\_SDO)

In applications where the 8 MSBS [11:4] from the SAR output data is enough resolution, GPIO2 should be set to SPI\_SDO by setting GPIO\_SEL in register (0x1Ah). The SAR data is then output on GPIO2 as follows:




FIGURE 15. SPI SAR Read Transaction (GPIO2 set to SPI\_SDO)

If the user performs a write to the GPIO register the changes will not take effect until the next SPI operation so SAR data can be read while the next channel is being selected. The SAR data is sampled at the start of the SPI transaction to ensure that the data is stable during the read operation.

All 12 bits of the SAR output data for up to 2 SAR channels can be read back simultaneously through the bi-directional I<sup>2</sup>S interface. This is accomplished by setting I2S\_SDO\_DATA (bit [7:6] of (0x19h)) to the desired SAR channel(s).

As mentioned previously in the **Digital Audio Data Formats** section, when SAR SDO is passed to the I<sup>2</sup>S bus, the SAR SDO's MSB is aligned with the MSB of I2S\_SDO.

#### 12.38 DC VOLUME CONFIGURATION REGISTER

This register is used to control the DC volume control system.

TABLE 39. DC\_VOLUME (0x21h)

	Bits	Field	Description		
	0 DC_VOL_ENB		Enables the DC volume control system to use the voltage applied on the		
ww.datashee	ot4u oom		VSAR 1 pin to set the gain of the DC v	olume control. (Note 32)	
	1	DC_VOL_EFFECT	Selects which volume is altered:		
			DC_VOL_EFFECT	Source	
			0	AUX/DAC	
			1	CPI	
	3:2	2 MAX_LEVEL	Programs the maximum level that can be applied by the system		
			MAX_LEVEL	LEVEL	
			002	0 dB	
			012	−3 dB	
			102	−6 dB	
			112	–12 dB	

Note 32: The correlation between the voltage on VSAR1 to the attenuation on the AUX/DAC channel is as follows:




FIGURE 16. DC Volume Transfer Function For AUX/DAC

#### 12.39 SAR TRIGGER 1 CONFIGURATION REGISTER

This register is used to setup a voltage trigger on one of the SAR outputs.

#### TABLE 40. TRIG\_1 (0x22h)

Bits	Field	Description		
0	TRIG_1_ENB	Enables the 1st SAR trigger interrupt, if cleared will clear the IRQ.		
<b>1</b> ww.datashe	et4u.com TRIG_1_DIR	Selects the direction the voltage should be moving:		
www.aataone	0.0011	TRIG_1_DIR	Trigger if signal passes:	
		0	Above Threshold	
		1	Below Threshold	
3:2	TRIG_1_SOURCE	Programs the channel used by the trigger.		
		TRIG_1_SOURCE	Source	
		002	VSAR_1	
		012	VSAR_2	
		102	D_V <sub>DD</sub> /2 or BB_V <sub>DD</sub>	
		112	A_V <sub>DD</sub> /2	
7:4	TRIG_1_LSB	Sets bits 3:0 of the threshold used by the trigger.		

#### 12.40 SAR TRIGGER 1 MSBs CONFIGURATION REGISTER

This register is used to setup the threshold of a voltage trigger on one of the SAR outputs.

#### TABLE 41. TRIG\_1\_MSB (0x23h)

Bits	Field	Description	
7:0	TRIG_1_MSB	Sets bits 11:4 of the threshold used by the trigger.	

www.datasheet4u.com

#### 12.41 SAR TRIGGER 2 CONFIGURATION REGISTER

This register is used to setup a voltage trigger on one of the SAR outputs.

#### TABLE 42. TRIG\_2 (0x24h)

Bits	Field	Description	
0	TRIG_2_ENB	Enables the 2nd SAR trigger interrupt, if cleared will clear the IRQ.	
ww.datashe	et4u.com TRIG_2_DIR	Selects the direction the voltage should be moving:	
vv.dataone	0.0011	TRIG_2_DIR	Trigger if signal passes:
		0	Above Threshold
		1	Below Threshold
3:2	TRIG_2_SOURCE	Programs the channel used by the trigger	
		TRIG_2_SOURCE	Source
		002	VSAR_1
		012	VSAR_2
		102	D_V <sub>DD</sub> /2 or BB_V <sub>DD</sub>
		112	A_V <sub>DD</sub> /2
7:4	TRIG_2_LSB	Sets bits 3:0 of the threshold used by the trigger.	

#### 12.42 SAR TRIGGER 2 MSBs CONFIGURATION REGISTER

This register is used to setup the threshold of a voltage trigger on one of the SAR outputs.

#### TABLE 43. TRIG\_2\_MSB (0x25h)

Bits	Field	Description	
7:0	TRIG_2_MSB	Sets bits 11:4 of the threshold used by the trigger.	

www.datasheet4u.com

#### 12.43 DEBUG REGISTER

This register is used to set test modes within the device.

#### TABLE 44. DEBUG (0x26h)


Bits	Field	Description			
0	RSVD	Reserved			
www.datash	RSVD	Reserved			
2	RSVD	Reserved			
3	SOFT_RESET	This field can be used to reset the chip without a power cycle.			
4	RSVD	Reserved			
5	RSVD	Reserved			
6	RSVD	Reserved			
7	GPIO_TEST_MODE	If set and GPIO_SEL = '010', then the GPIOs are configured to interface with the LMV1026			
		digital microphone as long as AUDIO_IF_MODE (0x19h) is not set to '11'.			
		GPIO_SEL	GPIO 1	GPIO 2	
		0002	RSVD	RSVD	
		001 <sub>2</sub>	RSVD	RSVD	
		0102	VADC_CLOCK_OUT	DIG_MIC_IN	
		011 <sub>2</sub>	RSVD	RSVD	
		100 <sub>2</sub>	RSVD	RSVD	
		101 <sub>2</sub>	RSVD	RSVD	
		110 <sub>2</sub>	RSVD	RSVD	
		111 <sub>2</sub>	RSVD	RSVD	

www.datasheet4u.com


### 13.0 Typical Performance Characteristics

(For all performance curves  $AV_{DD}$  refers to the voltage applied to the  $A\_V_{DD}$  and  $LS\_V_{DD}$  pins.  $DV_{DD}$  refers to the voltage applied to the  $D\_V_{DD}$  and  $PLL\_V_{DD}$  pins;  $AV_{DD} = 3.3V$  and  $DV_{DD} = 3.3V$  unless otherwise specified.


Stereo DAC Frequency Response  $f_S = 8kHz$ 




Stereo DAC Frequency Response Zoom  $f_S = 8kHz$ 




Stereo DAC Frequency Response f<sub>S</sub> = 16kHz




Stereo DAC Frequency Response Zoom  $f_S = 16kHz$ 



Stereo DAC Frequency Response  $f_S = 24kHz$ 




Stereo DAC Frequency Response Zoom  $f_S = 24kHz$ 




### 13.0 Typical Performance Characteristics (Continued)


# Stereo DAC Frequency Response $f_S = 32kHz$




# Stereo DAC Frequency Response $f_S = 48kHz$




#### THD+N vs Stereo DAC Input Voltage (0dB DAC, AUXOUT)



# Stereo DAC Frequency Response Zoom $f_S = 32kHz$




Stereo DAC Frequency Response Zoom



20134145

#### Stereo DAC Crosstalk (0dB DAC, HP SE)


FREQUENCY (Hz)



20134147


### 13.0 Typical Performance Characteristics (Continued)

#### **MONO ADC Frequency Response** $f_S = 8kHz, 6dB MIC$




www.datasheet4u.com


#### **MONO ADC Frequency Response** f<sub>S</sub> = 8kHz, 36dB MIC




**MONO ADC Frequency Response**  $f_S = 16kHz, 6dB MIC$ 




**MONO ADC Frequency Response Zoom** f<sub>S</sub> = 8kHz, 6dB MIC



MONO ADC Frequency Response Zoom




**MONO ADC Frequency Response Zoom** f<sub>S</sub> = 16kHz, 6dB MIC




### 13.0 Typical Performance Characteristics (Continued)


#### MONO ADC Frequency Response f<sub>S</sub> = 16kHz, 36dB MIC




# $\begin{tabular}{ll} MONO ADC Frequency Response \\ f_S = 24 kHz, 6 dB MIC \end{tabular}$




#### MONO ADC Frequency Response f<sub>S</sub> = 24kHz, 36dB MIC




# MONO ADC Frequency Response Zoom $f_S = 16kHz$ , 36dB MIC



# MONO ADC Frequency Response Zoom $f_S = 24kHz$ , 6dB MIC




# MONO ADC Frequency Response Zoom $f_S = 24kHz$ , 36dB MIC




www.datasheet4u.com

### 13.0 Typical Performance Characteristics (Continued)


MONO ADC Frequency Response f<sub>S</sub> = 32kHz, 6dB MIC




MONO ADC Frequency Response




MONO ADC HPF Frequency Response  $f_S = 8kHz$ , 36dB MIC (from left to right: HPF\_MODE '00', '10', '01')




MONO ADC Frequency Response Zoom f<sub>S</sub> = 32kHz, 6dB MIC




MONO ADC Frequency Response Zoom  $f_S = 32kHz$ , 36dB MIC




MONO ADC HPF Frequency Response  $f_S = 16 \text{kHz}$ , 36dB MIC (from left to right: HPF\_MODE '00', '10', '01')



MONO ADC HPF Frequency Response  $f_S = 24 \text{kHz}, 36 \text{dB MIC}$  (from left to right: HPF\_MODE '00', '10', '01')




MONO ADC THD+N vs MIC Input Voltage ( $f_S = 8kHz$ , 6dB MIC)




MONO ADC PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 6dB MIC


20134167




MONO ADC HPF Frequency Response f<sub>S</sub> = 32kHz, 36dB MIC (from left to right: HPF\_MODE '00', '10', '01')



MONO ADC THD+N vs MIC Input Voltage (f<sub>S</sub> = 8kHz, 36dB MIC)




MONO ADC PSRR vs Frequency  $AV_{DD} = 5V, 6dB MIC$ 




### 13.0 Typical Performance Characteristics (Continued)

MONO ADC PSRR vs Frequency  $AV_{DD} = 3.3V, 36dB MIC$ 




MONO ADC PSRR vs Frequency  $AV_{DD} = 5V$ , 36dB MIC




FREQUENCY (Hz)

20134172

**AUXOUT PSRR vs Frequency**  $AV_{DD} = 5V, 0dB AUX$ (AUX inputs terminated)



**AUXOUT PSRR vs Frequency**  $AV_{DD} = 3.3V, 0dB AUX$ (AUX inputs terminated)



**AUXOUT PSRR vs Frequency** 

 $AV_{DD} = 3.3V, 0dB CPI$ 

(CPI inputs terminated)

-10

-20

-30

-40

-50

-60 -70


-80

-90

PSRR (dB)

20134174

**AUXOUT PSRR vs Frequency**  $AV_{DD} = 5V, 0dB CPI$ (CPI inputs terminated)





FREQUENCY (Hz)

50 100 200 500 1k 2k 5k 10k 20k 50k 100k

20134176


20134177





20134178


#### AUXOUT PSRR vs Frequency AV<sub>DD</sub> = 5V, 0dB DAC (DAC inputs selected)



FREQUENCY (Hz)


20134179

#### CPOUT PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 0dB AUX (AUX inputs terminated)



20134180


#### CPOUT PSRR vs Frequency AV<sub>DD</sub> = 5V, 0dB AUX (AUX inputs terminated)



REQUENCY (HZ)

CPOUT PSRR vs Frequency AV<sub>DD</sub> = 5V, 0dB DAC

 $AV_{DD} = 5V$ , 0dB DAC (DAC inputs selected)




FREQUENCY (Hz)

20134183

20134181


#### CPOUT PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 0dB DAC (DAC inputs selected)



FREQUENCY (Hz)

### 13.0 Typical Performance Characteristics (Continued)

CPOUT PSRR vs Frequency  ${\rm AV_{DD}=3.3V,\,36dB\,\,MIC}$  (EXTMIC inputs terminated, AGC on)




201:


20134185

20134188

CPOUT PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 36dB MIC, MICBIAS = 2.0V (INTMIC DIFF inputs terminated, AGC off)




CPOUT PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 36dB MIC, MICBIAS = 2.5V (INTMIC DIFF inputs terminated, AGC off)



20134190


CPOUT PSRR vs Frequency  $AV_{DD} = 5V, 36dB \ MIC$ (EXTMIC inputs terminated, AGC on)



FREQUENCY (Hz)


20134187

CPOUT PSRR vs Frequency  $AV_{DD} = 3.3V$ , 36dB MIC, MICBIAS = 2.0V (INTMIC DIFF inputs terminated, AGC on)




20134189

CPOUT PSRR vs Frequency  $AV_{DD} = 3.3V$ , 36dB MIC, MICBIAS = 2.5V (INTMIC DIFF inputs terminated, AGC on)




FREQUENCY (Hz)

CPOUT PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 36dB MIC, MICBIAS = 2.8V (INTMIC DIFF inputs terminated, AGC off)




20134192

CPOUT PSRR vs Frequency AV<sub>DD</sub> = 5V, 36dB MIC, MICBIAS = 2.0V (INTMIC DIFF inputs terminated, AGC off)




20134196

CPOUT PSRR vs Frequency AV<sub>DD</sub> = 5V, 36dB MIC, MICBIAS = 2.5V (INTMIC DIFF inputs terminated, AGC off)



20134198


CPOUT PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 36dB MIC, MICBIAS = 2.8V (INTMIC DIFF inputs terminated, AGC on)



FREQUENCY (Hz)


20134193

CPOUT PSRR vs Frequency AV<sub>DD</sub> = 5V, 36dB MIC, MICBIAS = 2.0V (INTMIC DIFF inputs terminated, AGC on)



20134197


CPOUT PSRR vs Frequency AV<sub>DD</sub> = 5V, 36dB MIC, MICBIAS = 2.5V (INTMIC DIFF inputs terminated, AGC on)



FREQUENCY (Hz)

#### 13.0 Typical Performance Characteristics (Continued)

**CPOUT PSRR vs Frequency** AVDD = 5V, 36dB MIC, MICBIAS = 2.8V (INTMIC DIFF inputs terminated, AGC off)




201341A0

201341A2


201341A5

**CPOUT PSRR vs Frequency**  $AV_{DD} = 5V$ , 36dB MIC, MICBIAS = 3.3V (INTMIC DIFF inputs terminated, AGC off)


FREQUENCY (Hz)



**CPOUT PSRR vs Frequency**  $AV_{DD} = 3.3V, 36dB MIC$ (INTMIC SE input terminated, AGC on)




**CPOUT PSRR vs Frequency**  $AV_{DD} = 5V$ , 36dB MIC, MICBIAS = 2.8V (INTMIC DIFF inputs terminated, AGC on)



201341A1


**CPOUT PSRR vs Frequency**  $AV_{DD} = 5V$ , 36dB MIC, MICBIAS = 3.3V (INTMIC DIFF inputs terminated, AGC on)



FREQUENCY (Hz)

201341A3


**CPOUT PSRR vs Frequency**  $AV_{DD} = 5V, 36dB MIC$ (INTMIC SE input terminated, AGC on)



FREQUENCY (Hz)


201341A7

#### Earpiece PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 0dB AUX (AUX inputs terminated)




Earpiece PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 0dB CPI


201341A8



Earpiece PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 0dB DAC (DAC input selected)




Earpiece PSRR vs Frequency  $AV_{DD} = 5V$ , 0dB AUX (AUX inputs terminated)



FREQUENCY (Hz)


201341A9

Earpiece PSRR vs Frequency AV<sub>DD</sub> = 5V, 0dB CPI (CPI input terminated)



201341B1

Earpiece PSRR vs Frequency  $AV_{DD} = 5V$ , 0dB DAC (DAC input selected)




FREQUENCY (Hz)

201341B3

### 13.0 Typical Performance Characteristics (Continued)


Headphone PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 0dB AUX, OCL 1.2V (AUX inputs terminated)



FREQUENCY (Hz)

201341B4


Headphone PSRR vs Frequency AV<sub>DD</sub> = 5V, 0dB AUX, OCL 1.2V (AUX inputs terminated)



FREQUENCY (Hz)

201341B5


Headphone PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 0dB CPI, OCL 1.2V (CPI input terminated)



201341B6

201341B8


Headphone PSRR vs Frequency AV<sub>DD</sub> = 5V, 0dB CPI, OCL 1.2V (CPI input terminated)




FREQUENCY (Hz)

201341B7

Headphone PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 0dB ADC, OCL 1.2V (DAC input selected)




Headphone PSRR vs Frequency AV<sub>DD</sub> = 5V, 0dB ADC, OCL 1.2V (DAC input selected)



FREQUENCY (Hz)


201341B9

Headphone PSRR vs Frequency  $AV_{DD} = 3.3V$ , 0dB AUX, OCL 1.5V (AUX inputs terminated)



201341C0

Headphone PSRR vs Frequency  $AV_{DD} = 3.3V$ , 0dB CPI, OCL 1.5V (CPI input terminated)




FREQUENCY (Hz)


201341C2

201341C4

**Headphone PSRR vs Frequency**  $AV_{DD} = 3.3V$ , 0dB DAC, OCL 1.5V (DAC input selected)




Headphone PSRR vs Frequency  $AV_{DD} = 5V$ , 0dB AUX, OCL 1.5V (AUX inputs terminated)



FREQUENCY (Hz)

201341C1


Headphone PSRR vs Frequency  $AV_{DD} = 5V$ , 0dB CPI, OCL 1.5V (CPI input terminated)



FREQUENCY (Hz)

201341C3

Headphone PSRR vs Frequency  $AV_{DD} = 5V$ , 0dB DAC, OCL 1.5V (DAC input selected)




FREQUENCY (Hz)

201341C5

### 13.0 Typical Performance Characteristics (Continued)


Headphone PSRR vs Frequency  $AV_{DD} = 3.3V$ , 0dB AUX, SE (AUX inputs terminated)



FREQUENCY (Hz)

201341C6


Headphone PSRR vs Frequency AV<sub>DD</sub> = 5V, 0dB AUX, SE (AUX inputs terminated)



FREQUENCY (Hz)

201341C7

Headphone PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 0dB CPI, SE (CPI input terminated)




FREQUENCY (Hz)

201341C8

201341D0


Headphone PSRR vs Frequency AV<sub>DD</sub> = 5V, 0dB CPI, SE (CPI input terminated)




FREQUENCY (Hz)

201341C9

Headphone PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 0dB DAC, SE (DAC input selected)




Headphone PSRR vs Frequency AV<sub>DD</sub> = 5V, 0dB DAC, SE (DAC input selected)




FREQUENCY (Hz)

201341D1


Loudspeaker PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 0dB AUX (AUX inputs terminated)




Loudspeaker PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 0dB CPI (CPI input terminated)



Loudspeaker PSRR vs Frequency AV<sub>DD</sub> = 3.3V, 0dB DAC (DAC input selected)




Loudspeaker PSRR vs Frequency AV<sub>DD</sub> = 5V, 0dB AUX (AUX inputs terminated)




201341N7

Loudspeaker PSRR vs Frequency AV<sub>DD</sub> = 5V, 0dB CPI (CPI input terminated)



Loudspeaker PSRR vs Frequency AV<sub>DD</sub> = 5V, 0dB DAC (DAC input selected)




FREQUENCY (Hz)

20134101

201341N9


### 13.0 Typical Performance Characteristics (Continued)

**INT/EXT MICBIAS PSRR vs Frequency**  $AV_{DD} = 3.3V$ , MICBIAS = 2.0V




201341D2

**INT/EXT MICBIAS PSRR vs Frequency**  $AV_{DD} = 5V$ , MICBIAS = 2.0V




201341D3

#### **INT/EXT MICBIAS PSRR vs Frequency** $AV_{DD} = 3.3V$ , MICBIAS = 2.5V




201341D4

**INT/EXT MICBIAS PSRR vs Frequency**  $AV_{DD} = 5V$ , MICBIAS = 2.5V




201341D5

#### **INT/EXT MICBIAS PSRR vs Frequency** $AV_{DD} = 3.3V$ , MICBIAS = 2.8V



201341D6


#### **INT/EXT MICBIAS PSRR vs Frequency** $AV_{DD} = 5V$ , MICBIAS = 2.8V



FREQUENCY (Hz)


201341D7

#### **INT/EXT MICBIAS PSRR vs Frequency** $AV_{DD} = 5V$ , MICBIAS = 3.3V




201341D8


#### AUXOUT THD+N vs Frequency $AV_{DD} = 5V$ , 0dB, $V_{OUT} = 1V_{RMS}$ , $5k\Omega$



**CPOUT THD+N vs Frequency**  $AV_{DD} = 5V$ , 0dB,  $V_{OUT} = 1V_{RMS}$ ,  $5k\Omega$ 




**AUXOUT THD+N vs Frequency**  $\mathrm{AV_{DD}} = 3.3\mathrm{V},\,\mathrm{0dB},\,\mathrm{V_{OUT}} = \mathrm{1V_{RMS}},\,5\mathrm{k}\Omega$ 




201341D9

#### **CPOUT THD+N vs Frequency** $AV_{DD}$ = 3.3V, 0dB, $V_{OUT}$ = $1V_{RMS}$ , $5k\Omega$



201341E1


#### Earpiece THD+N vs Frequency $AV_{DD}$ = 3.3V, 0dB, $P_{OUT}$ = 500mW, 32 $\Omega$



201341F3


### 13.0 Typical Performance Characteristics (Continued)

Earpiece THD+N vs Frequency AV<sub>DD</sub> = 5V, 0dB, P<sub>OUT</sub> = 50mW, 32 $\Omega$ 




201341E4


Headphone THD+N vs Frequency  $\begin{aligned} \mathbf{AV_{DD}} &= \mathbf{5V}, \ \mathbf{OCL} \ \mathbf{1.5V}, \ \mathbf{0dB} \\ \mathbf{P_{OUT}} &= \mathbf{10mW}, \ \mathbf{32}\Omega \end{aligned}$ 



Headphone THD+N vs Frequency AV<sub>DD</sub> = 5V, OCL 1.2V, 0dB




 $\label{eq:DD_D} \begin{aligned} \text{Headphone THD+N vs Frequency} \\ \text{AV}_{\text{DD}} &= 3.3\text{V, OCL 1.5V, 0dB} \\ \text{P}_{\text{OUT}} &= 7.5\text{mW, } 32\Omega \end{aligned}$ 




Headphone THD+N vs Frequency






\_\_\_\_\_






201341E8


## Headphone THD+N vs Frequency $\begin{array}{l} {\rm AV_{DD}} = {\rm 5V,\, SE,\, 0dB} \\ {\rm P_{OUT}} = {\rm 10mW,\, 32} \Omega \end{array}$




# Loudspeaker THD+N vs Frequency $AV_{DD}$ = 5V, $P_{OUT}$ = 400mW $15\mu H + 8\Omega + 15\mu H$



## Earpiece THD+N vs Output Power $\begin{aligned} \mathbf{AV_{DD}} &= \mathbf{5V}, \, \mathbf{0dB} \, \, \mathbf{AUX} \\ \mathbf{f_{OUT}} &= \mathbf{1kHz}, \, \mathbf{16}\Omega \end{aligned}$




## Loudspeaker THD+N vs Frequency $AV_{DD} = 3.3V$ , $P_{OUT} = 400mW$ $15\mu H + 8\Omega + 15\mu H$




20134102

## Earpiece THD+N vs Output Power $AV_{DD}$ = 3.3V, 0dB AUX $f_{OUT}$ = 1kHz, $16\Omega$



201341F0

# Earpiece THD+N vs Output Power $\begin{aligned} \text{AV}_{\text{DD}} &= 3.3 \text{V, 0dB AUX} \\ \text{f}_{\text{OUT}} &= 1 \text{kHz, } 32 \Omega \end{aligned}$




201341F2


### 13.0 Typical Performance Characteristics (Continued)

#### Earpiece THD+N vs Output Power $AV_{DD} = 5V$ , 0dB AUX

 $f_{OUT}$  = 1kHz, 32 $\Omega$ 




Earpiece THD+N vs Output Power  $AV_{DD} = 3.3V, 0dB CPI$  $f_{OUT}$  = 1kHz, 16 $\Omega$ 




Earpiece THD+N vs Output Power  $AV_{DD} = 5V, 0dB CPI$ 

 $f_{OUT}$  = 1kHz, 16 $\Omega$ 



Earpiece THD+N vs Output Power  $AV_{DD} = 3.3V, 0dB CPI$ 

 $f_{OUT} = 1kHz, 32\Omega$ 



#### Earpiece THD+N vs Output Power $AV_{DD} = 5V$ , 0dB CPI $f_{OUT} = 1kHz, 32\Omega$


10

5 2 0.5 THD+N (%) 0.2 0.1 0.05 0.02 0.01 0.005 0.002 0.001 1m 2m 5m 10m 20m 50m 100m 200m 500m 1


OUTPUT POWER (W)


201341F7

Headphone THD+N vs Output Power  $AV_{DD} = 3.3V$ , OCL 1.2V, 0dB DAC  $f_{OUT}$  = 1kHz, 16 $\Omega$ 




201341F8







# Headphone THD+N vs Output Power $\begin{aligned} \text{AV}_{\text{DD}} &= \text{5V}, \text{ OCL 1.2V}, \text{ 0dB DAC} \\ f_{\text{OUT}} &= \text{1kHz}, \text{32}\Omega \end{aligned}$



## Headphone THD+N vs Output Power $\begin{array}{l} {\sf AV_{DD} = 5V,\,OCL\,\,1.2V,\,12dB\,\,DAC} \\ {\sf f_{OUT} = 1kHz,\,16\Omega} \end{array}$




## Headphone THD+N vs Output Power $\begin{array}{l} \text{AV}_{\text{DD}} = 3.3\text{V, OCL 1.2V, 0dB DAC} \\ \text{$f_{\text{OUT}} = 1\text{kHz, } 32\Omega$} \end{array}$




Headphone THD+N vs Output Power AV<sub>DD</sub> = 3.3V, OCL 1.2V, 12dB DAC






## Headphone THD+N vs Output Power AV<sub>DD</sub> = 3.3V, OCL 1.2V, 12dB DAC $f_{OUT}$ = 1kHz, $32\Omega$




201341G4

### 13.0 Typical Performance Characteristics (Continued)


Headphone THD+N vs Output Power  $AV_{DD} = 5V$ , OCL 1.2V, 12dB DAC  $f_{OUT}$  = 1kHz, 32 $\Omega$ 




Headphone THD+N vs Output Power  $AV_{DD} = 3.3V$ , OCL 1.5V, 0dB DAC  $f_{OUT} = 1kHz, 16\Omega$ 




Headphone THD+N vs Output Power  $AV_{DD} = 5V$ , OCL 1.5V, 0dB DAC  $f_{OUT}$  = 1kHz, 16 $\Omega$ 




Headphone THD+N vs Output Power  $AV_{DD} = 3.3V$ , OCL 1.5V, 0dB DAC  $f_{OUT}$  = 1kHz, 32 $\Omega$ 




Headphone THD+N vs Output Power  $AV_{DD} = 5V$ , OCL 1.5V, 0dB DAC  $f_{OUT} = 1kHz, 32\Omega$ 




Headphone THD+N vs Output Power  $AV_{DD} = 3.3V$ , OCL 1.5V, 12dB DAC  $f_{OUT} = 1kHz, 16\Omega$ 




201341H0







Headphone THD+N vs Output Power  $\begin{aligned} \text{AV}_{\text{DD}} &= 5\text{V, OCL 1.5V, 12dB DAC} \\ f_{\text{OUT}} &= 1\text{kHz, } 32\Omega \end{aligned}$ 



Headphone THD+N vs Output Power  $\begin{array}{l} {\rm AV_{DD}=5V,\,SE,\,0dB\,\,DAC} \\ {\rm f_{OUT}=1kHz,\,16\Omega} \end{array}$ 




Headphone THD+N vs Output Power AV\_DD = 3.3V, OCL 1.5V, 12dB DAC  $f_{OUT} = 1 \text{kHz}, \, 32 \Omega$ 




201341H2

Headphone THD+N vs Output Power  $\begin{array}{l} {\rm AV_{DD}=3.3V,\,SE,\,0dB\,\,DAC} \\ {\rm f_{OUT}=1kHz,\,16\Omega} \end{array}$ 



201341H4


Headphone THD+N vs Output Power  $\begin{array}{l} {\rm AV_{DD}=3.3V,\,SE,\,0dB\,\,DAC} \\ {\rm f_{OUT}=1kHz,\,32\Omega} \end{array}$ 




201341H6

### 13.0 Typical Performance Characteristics (Continued)

Headphone THD+N vs Output Power  $AV_{DD} = 5V$ , SE, 0dB DAC  $f_{OUT}$  = 1kHz, 32 $\Omega$ 




Headphone THD+N vs Output Power  $AV_{DD} = 3.3V$ , SE, 12dB DAC  $f_{OUT}$  = 1kHz, 16 $\Omega$ 




201341H8

Headphone THD+N vs Output Power  $AV_{DD} = 5V$ , SE, 12dB DAC  $f_{OUT}$  = 1kHz, 16 $\Omega$ 




Headphone THD+N vs Output Power  $AV_{DD} = 3.3V$ , SE, 12dB DAC  $f_{OUT}$  = 1kHz, 32 $\Omega$ 




20134110


Headphone THD+N vs Output Power  $AV_{DD} = 5V$ , SE, 12dB DAC  $f_{OUT} = 1kHz, 32\Omega$ 




Headphone THD+N vs Output Power  $AV_{DD} = 3.3V$ , OCL 1.2V, 0dB AUX  $f_{OUT} = 1kHz, 16\Omega$ 




Headphone THD+N vs Output Power AV\_DD = 3.3V, OCL 1.2V, 12dB AUX  $f_{OUT} = 1 \text{kHz}, \ 16\Omega$ 




Headphone THD+N vs Output Power AV<sub>DD</sub> = 5V, OCL 1.2V, 12dB AUX  $f_{OUT}$  = 1kHz,  $16\Omega$ 



Headphone THD+N vs Output Power AV\_DD = 3.3V, OCL 1.2V, 12dB AUX  $f_{OUT} = 1 \text{kHz}, \, 32 \Omega$ 




Headphone THD+N vs Output Power  ${\rm AV_{DD}} = {\rm 5V,\ OCL\ 1.2V,\ 0dB\ AUX}$   ${\rm f_{OUT}} = {\rm 1kHz,\ 16}\Omega$ 




20134114

Headphone THD+N vs Output Power  $\begin{aligned} \text{AV}_{\text{DD}} &= 3.3\text{V, OCL 1.2V, 0dB AUX} \\ f_{\text{OUT}} &= 1\text{kHz, } 32\Omega \end{aligned}$ 




Headphone THD+N vs Output Power  $\begin{array}{l} \text{AV}_{\text{DD}} = 5\text{V, OCL 1.2V, 0dB AUX} \\ \text{f}_{\text{OUT}} = 1\text{kHz, } 32\Omega \end{array}$ 




### 13.0 Typical Performance Characteristics (Continued)


Headphone THD+N vs Output Power  $\begin{aligned} \text{AV}_{\text{DD}} &= 5\text{V, OCL 1.2V, 12dB AUX} \\ f_{\text{OUT}} &= 1\text{kHz, } 32\Omega \end{aligned}$ 




Headphone THD+N vs Output Power  $\begin{aligned} \text{AV}_{\text{DD}} &= 3.3\text{V}, \text{OCL 1.2V}, \text{0dB CPI} \\ \text{f}_{\text{OUT}} &= 1\text{kHz}, \text{1}6\Omega \end{aligned}$ 




Headphone THD+N vs Output Power AV<sub>DD</sub> = 5V, OCL 1.2V, 0dB CPI




Headphone THD+N vs Output Power  $\begin{aligned} \text{AV}_{\text{DD}} &= 3.3\text{V}, \text{ OCL } 1.2\text{V}, \text{ 0dB CPI} \\ f_{\text{OUT}} &= 1\text{kHz}, 32\Omega \end{aligned}$ 




Headphone THD+N vs Output Power  ${\rm AV_{DD}} = {\rm 5V,\ OCL\ 1.2V,\ 0dB\ CPI}$   ${\rm f_{OUT}} = {\rm 1kHz,\ 32} \Omega$ 



Headphone THD+N vs Output Power  $\begin{aligned} \text{AV}_{\text{DD}} &= 3.3\text{V, OCL 1.5V, 0dB AUX} \\ f_{\text{OUT}} &= 1\text{kHz, 16}\Omega \end{aligned}$ 




Headphone THD+N vs Output Power  $AV_{DD} = 3.3V$ , OCL 1.5V, 12dB AUX  $f_{OUT}$  = 1kHz, 16 $\Omega$ 




201341J5

Headphone THD+N vs Output Power  $AV_{DD} = 5V$ , OCL 1.5V, 0dB AUX  $f_{OUT} = 1kHz, 16\Omega$ 




201341J6


Headphone THD+N vs Output Power  $AV_{DD} = 5V$ , OCL 1.5V, 12dB AUX  $f_{OUT}$  = 1kHz, 16 $\Omega$ 




Headphone THD+N vs Output Power  $AV_{DD} = 3.3V$ , OCL 1.5V, 0dB AUX  $f_{OUT} = 1kHz, 32\Omega$ 



Headphone THD+N vs Output Power  $AV_{DD} = 3.3V$ , OCL 1.5V, 12dB AUX




Headphone THD+N vs Output Power  $AV_{DD} = 5V$ , OCL 1.5V, 0dB AUX  $f_{OUT} = 1kHz, 32\Omega$ 




201341K0

Headphone THD+N vs Output Power  $\begin{aligned} \text{AV}_{\text{DD}} &= 5\text{V, OCL 1.5V, 12dB AUX} \\ f_{\text{OUT}} &= 1\text{kHz, } 32\Omega \end{aligned}$ 




Headphone THD+N vs Output Power  ${\rm AV_{DD} = 3.3V,\ OCL\ 1.5V,\ 0dB\ CPI}$   ${\rm f_{OUT} = 1kHz,\ 16\Omega}$ 




www.datasheet4u.com


Headphone THD+N vs Output Power  ${\rm AV_{DD}} = {\rm 5V,\ OCL\ 1.5V,\ 0dB\ CPI}$   ${\rm f_{OUT}} = {\rm 1kHz,\ 16}\Omega$ 




Headphone THD+N vs Output Power  $\begin{array}{l} {\sf AV_{DD}=3.3V,\,OCL\,1.5V,\,0dB\,\,CPI} \\ {\sf f_{OUT}=1kHz,\,32\Omega} \end{array}$ 



Headphone THD+N vs Output Power  ${\rm AV_{DD}} = {\rm 5V,\ OCL\ 1.5V,\ 0dB\ CPI}$   ${\rm f_{OUT}} = {\rm 1kHz,\ 32} \Omega$ 




Headphone THD+N vs Output Power  $\begin{array}{l} {\rm AV_{DD}=3.3V,\,SE,\,0dB\,\,AUX} \\ {\rm f_{OUT}=1kHz,\,16\Omega} \end{array}$ 




201341N4


# Headphone THD+N vs Output Power $AV_{DD}$ = 5V, SE, 0dB AUX $f_{OUT}$ = 1kHz, 16 $\Omega$




# Headphone THD+N vs Output Power $\begin{array}{l} \text{AV}_{\text{DD}} = \text{5V, SE, 0dB AUX} \\ \text{$f_{\text{OUT}}$ = 1kHz, $32\Omega$} \end{array}$



#### 




# Headphone THD+N vs Output Power $\begin{aligned} \text{AV}_{\text{DD}} &= 3.3 \text{V, SE, 0dB AUX} \\ f_{\text{OUT}} &= 1 \text{kHz, } 32 \Omega \end{aligned}$




201341K4

## Headphone THD+N vs Output Power ${\rm AV_{DD}} = 3.3 \text{V, SE, 0dB CPI}$ ${\rm f_{OUT}} = 1 \text{kHz, 16} \Omega$



Headphone THD+N vs Output Power  $\begin{aligned} \text{AV}_{\text{DD}} &= 3.3\text{V, SE, 0dB CPI} \\ f_{\text{OUT}} &= 1\text{kHz, } 32\Omega \end{aligned}$ 




201341K8


### 13.0 Typical Performance Characteristics (Continued)

201341K9

Headphone THD+N vs Output Power  $AV_{DD} = 5V$ , SE, 0dB CPI  $f_{OUT}$  = 1kHz, 32 $\Omega$ 




Loudspeaker THD+N vs Output Power  $AV_{DD} = 3.3V$ , 0dB AUX $f_{OUT} = 1kHz, 15\mu H + 8\Omega + 15\mu H$ 




20134104

Loudspeaker THD+N vs Output Power  $AV_{DD} = 4.2V, 0dB AUX$  $f_{OUT} = 1kHz$ ,  $15\mu H + 8\Omega + 15\mu H$ 




Loudspeaker THD+N vs Output Power  $AV_{DD} = 5V, 0dB AUX$  $f_{OUT} = 1kHz$ ,  $15\mu H + 8\Omega + 15\mu H$ 





20134106


Loudspeaker THD+N vs Output Power  $AV_{DD} = 3.3V, 0dB CPI$  $f_{OUT} = 1kHz$ ,  $15\mu H + 8\Omega + 15\mu H$ 





Loudspeaker THD+N vs Output Power  $AV_{DD} = 4.2V, 0dB CPI$  $f_{OUT} = 1kHz$ ,  $15\mu H + 8\Omega + 15\mu H$ 













Loudspeaker THD+N vs Output Power  $AV_{DD}$  = 3.3V, 0dB DAC  $f_{OUT}$  = 1kHz, 15 $\mu$ H+8 $\Omega$ +15 $\mu$ H




201341P0

Loudspeaker THD+N vs Output Power  $AV_{DD} = 5V$ , 0dB DAC  $f_{OUT} = 1kHz$ ,  $15\mu H + 8\Omega + 15\mu H$ 



201341P2




201

201341L1


### 13.0 Typical Performance Characteristics (Continued)

**AUXOUT THD+N vs Output Voltage**  $AV_{DD} = 3.3V, 0dB CPI$ 

 $f_{OUT} = 1kHz, 5k\Omega$ 




**AUXOUT THD+N vs Output Voltage**  $AV_{DD} = 5V$ , 0dB CPI  $f_{OUT} = 1kHz, 5k\Omega$ 




201341L3

**AUXOUT THD+N vs Output Voltage**  $AV_{DD} = 3.3V, 0dB DAC$  $f_{OUT} = 1kHz, 5k\Omega$ 




**AUXOUT THD+N vs Output Voltage**  $AV_{DD} = 5V$ , 0dB DAC

 $f_{OUT} = 1kHz, 5k\Omega$ 




201341L5

**AUXOUT THD+N vs Output Voltage**  $AV_{DD} = 3.3V$ , 12dB DAC  $f_{OUT} = 1kHz, 5k\Omega$ 




**AUXOUT THD+N vs Output Voltage**  $AV_{DD} = 5V$ , 12dB DAC  $f_{OUT} = 1kHz, 5k\Omega$ 




OUTPUT VOLTAGE (VRMS)

201341L7


#### 




## CPOUT THD+N vs Output Voltage $\begin{aligned} \text{AV}_{\text{DD}} &= 3.3 \text{V, 0dB DAC} \\ \text{f}_{\text{OUT}} &= 1 \text{kHz, } 5 \text{k}\Omega \end{aligned}$



# CPOUT THD+N vs Output Voltage $\begin{aligned} \text{AV}_{\text{DD}} &= 3.3 \text{V, 6dB MIC} \\ \text{f}_{\text{OUT}} &= 1 \text{kHz, } 5 \text{k}\Omega \end{aligned}$




# CPOUT THD+N vs Output Voltage $\begin{aligned} \text{AV}_{\text{DD}} &= \text{5V}, \text{ 0dB AUX} \\ \text{f}_{\text{OUT}} &= \text{1kHz}, \text{5k}\Omega \end{aligned}$




201341L9

CPOUT THD+N vs Output Voltage  $AV_{DD} = 5V$ , 0dB DAC

 $f_{OUT} = 1kHz, 5k\Omega$ 




## CPOUT THD+N vs Output Voltage $\begin{aligned} \text{AV}_{\text{DD}} &= \text{5V, 6dB MIC} \\ \text{f}_{\text{OUT}} &= \text{1kHz, 5k} \\ \Omega \end{aligned}$




201341M3

CPOUT THD+N vs Output Voltage  $\begin{aligned} \text{AV}_{\text{DD}} &= 3.3\text{V}, \ 12\text{dB DAC} \\ \text{f}_{\text{OUT}} &= 1\text{kHz}, \ 5\text{k}\Omega \end{aligned}$ 




www.datasheet4u.com


# CPOUT THD+N vs Output Voltage $\begin{aligned} \text{AV}_{\text{DD}} &= 3.3\text{V},\, 36\text{dB MIC} \\ \text{f}_{\text{OUT}} &= 1\text{kHz},\, 5\text{k}\Omega \end{aligned}$




Headphone Crosstalk vs Frequency OCL 1.2V, 0dB AUX,  $32\Omega$ 




CPOUT THD+N vs Output Voltage  $\begin{aligned} \text{AV}_{\text{DD}} &= 5\text{V}, \, 12\text{dB DAC} \\ \text{f}_{\text{OUT}} &= 1\text{kHz}, \, 5\text{k}\Omega \end{aligned}$ 




CPOUT THD+N vs Output Voltage  $\begin{aligned} \text{AV}_{\text{DD}} &= \text{5V}, \text{36dB MIC} \\ \text{f}_{\text{OUT}} &= \text{1kHz}, \text{5k}\Omega \end{aligned}$ 




Headphone Crosstalk vs Frequency OCL 1.5V, 0dB AUX,  $32\Omega$ 




Headphone Crosstalk vs Frequency SE, 0dB AUX,  $32\Omega$ 







### 15.0 Demoboard PCB Layout




105




Top Layer



Mid Layer 1



Mid Layer 2



**Bottom Layer** 

### 16.0 Product Status Definitions

≥				
_	<b>Datasheet Status</b>	Product Status	Definition	
	Advance	Formative or in	This data sheet contains the design specifications for product development.	
	Information	Design	Specifications may change in any manner without notice.	
	Preliminary	First Production	This data sheet contains preliminary data. Supplementary data will be published	
			at a later date. National Semiconductor Corporation reserves the right to make	
			changes at any time without notice in order to improve design and supply the	
www.datashe	et4u.com		best possible product.	
	No Identification	Full Production	This data sheet contains final specifications. National Semiconductor Corporation	
	Noted		reserves the right to make changes at any time without notice in order to improve	
			design and supply the best possible product.	
	Obsolete	Not in Production	This data sheet contains specifications on a product that has been discontinued	
			by National Semiconductor Corporation. The datasheet is printed for reference	
			information only.	

National Semiconductor B.V reserves the right to make changes without notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the right of others.

## 17.0 Revision History

Rev	Date	Description
1.0	5/11/05	Filled in the actual limits (for TBDs) under
		Limit and edited few Typical values, all
		under the EC table. Edits from Alvin F.
1.1	7/29/05	Input more edits. Replaced the correct
		boards. Replaced the Schematic Diagram
v.datasheet4u.com		(pg 60).
1.2	9/8/05	Added the 1st set of Typ Perf curves.
1.3	9/21/05	Added a couple of tables.
1.4	9/30/05	Input text edits.
1.5	10/5/05	Input more edits.
1.6	10/11/05	More edits.
1.7	10/12/05	First D/S WEB release.
1.8	10/14/5	Input more text edits after the 1st
		released.
1.9	10/17/05	Input some text edits, then re-released
		D/S to the WEB.
2.0	10/18/05	More text edits. Also used graphic
		20134107 back.

#### 18.0 Physical Dimensions inches (millimeters) unless otherwise noted ⊕οοφοοο 0000000 0000000 <del>-O-O-O-O-</del> SYMM @ (0.5) 0000000 DIMENSIONS ARE IN MILLIMETERS ⊕οοφοοο ⊕ ⊙ o o o o o (0.5 TYP) В SYMM LAND PATTERN RECOMMENDATION 0.125 00 000 WAFER LEVEL UNDERFILL TOP SIDE-0000000 00000 -BUMF lacktriangle3 TYP $\odot$ 00 **(** 00 BUMP A1-CORNER 000 00 ◉ 0.5 TYP $\bigcirc$ $\bigcirc$ $\bigcirc$ $\bigcirc$ $\bigcirc$ $\bigcirc$ $\bigcirc$ $\bigcirc$ À 0.5 TYF 49X Ø 0.335 ⊕ 0.005© C AS BS 3 TYP

49 Bump Microfil Package
Order Number LM4935
Dimensions: X1 = 3.925 mm, X2 = 3.925 mm, X3 = 0.6 mm
NS Package Number WLA49VVA

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

WLA49XXX (Rev B)