

LM4985 Boomer[®] Audio Power Amplifier Series Stereo 135mW Low Noise Headphone Amplifier with Selectable Capacitively Coupled or Output Capacitor-less (OCL) Output and Digitally Controlled (I²C) Volume Control

General Description

The LM4985 is a stereo audio power amplifier with internal digitally controlled volume control. This amplifier is capable of delivering $68mW_{\text{RMS}}$ per channel into a 16Ω load or $38mW_{BMS}$ per channel into a 32Ω load at 1% THD when powered by a 3.6V power supply and operating in the OCL mode.

Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components. To that end, the LM4985 features two functions that optimize system cost and minimize PCB area: an integrated, digitally controlled (I²C bus) volume control and an operational mode that eliminates output signal coupling capacitors (OCL mode). Since the LM4985 does not require bootstrap capacitors, snubber networks, or output coupling capacitors, it is optimally suited for low-power, battery powered portable systems. For added design flexibility, the LM4985 can also be configured for single-ended capacitively coupled outputs.

The LM4985 features a current shutdown mode for micropower dissipation and thermal shutdown protection.

Key Specifications ($V_{DD} = 3.6V$)

PSRR: 217Hz and 1kHz	
Output Capacitor-less (OCL)	
f _{RIPPLE} = 217Hz	77dB (typ)
f _{RIPPLE} = 1kHz	76dB (typ)
Capacitor Coupled (C-CUPL)	
f _{RIPPLE} = 217Hz	63dB (typ)
f _{RIPPLE} = 1kHz	62dB (typ)
 Output Power per channel 	
$(f_{IN} = 1 kHz, THD+N = 1\%),$	
$R_{L} = 16\Omega, OCL$	
$V_{DD} = 2.5 V$	31mW (typ)
$V_{DD} = 3.6V$	68mW (typ)
$V_{DD} = 5.0 V$	135mW (typ)
THD+N (f = 1 kHz)	
$R_{LOAD} = 16\Omega$, OCL, $P_{OUT} = 60$ mW	0.60
$R_{LOAD} = 32\Omega$, OCL, $P_{OUT} = 33mW$	0.031
Shutdown Current	0.1µA (typ)

Features

- OCL or capacitively coupled outputs (patent pending)
- I²C Digitally Controlled Volume Control
- Available in space-saving 0.4mm lead-pitch micro SMD package
- Volume control range: -76dB to +18dB
- Ultra low current shutdown mode
- 2.3V 5.5V operation
- Ultra low noise

Applications

- Mobile Phones
- PDAs
- Portable electronics devices
- MP3 Players

Capacitor-less (OCL) Output and Digitally Controlled (I²C) Volume Control M4985 Stereo 135mW Low Noise Headphone Amplifier with Selectable Capacitive Coupled or

Boomer® is a registered trademark of National Semiconductor Corporation.

Block Diagram




FIGURE 1. Block Diagram




FIGURE 2. Typical Capacitively Coupled Output Configuration Circuit






FIGURE 3. Typical OCL Output Configuration Circuit

Connection Diagrams



Order Number LM4985TM See NS Package Number TMD12AAA



Pin Reference, Name, and Function

Reference	Name	Function
A1	ADR	I ² C serial interface address input.
A2	IN2	Analog signal input two.
A3	OUT2	Power amplifier two output.
B1	SDA	I ² C serial interface data input.
B2	BYPASS	The internal $V_{DD}/2$ ac bypass node.
B3	CNTGND	In OCL mode, this is the ac ground
		return. It is biased to $V_{\text{DD}}/2$. Leave
		unconnected for C-CUPL mode.
C1	SCL	I2C serial interface clock input.
C2	GND	The LM4985's power supply ground
		input.
C3	V _{DD}	The LM4985's power supply voltage
		input.
D1	I ² CV _{DD}	I ² C serial interface power supply
		input. Can be connected to the same
		supply that is connected to the $V_{\mbox{\scriptsize DD}}$
		pin.
D2	IN1	Analog signal input one.
D3	OUT1	Power amplifier one output.

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{DD} , I^2CV_{DD})	6.0V
Storage Temperature	−65°C to +150°C
Input Voltage (IN1, IN2, OUT1,	
OUT2, BYPASS, CNTGND, GND	
pins relative to the V_{DD} pin)	-0.3V to V _{DD} + 0.3V
Input Voltage (ADR, SDA, SCL	
pins, relative to the I^2CV_{DD} pin)	-0.3V to I^2CV_{DD} + 0.3V
Power Dissipation (Note 3)	Internally Limited
ESD Susceptibility (Note 4)	2000V

ESD Susceptibility (Note 5) 200V Junction Temperature 150°C Thermal Resistance θ_{JA} 109°C/W

Operating Ratings

$-40^{\circ}C \le T_A \le 85^{\circ}C$
$2.3V \leq V_{CC} \leq 5.5V$
$1.7V \leq I^2 CV_{DD} \leq 5.5V$

Electrical Characteristics V_{DD} = 5V (Notes 1, 2) The following specifications apply for R_L = 16 Ω , f = 1kHz, and C_B = 4.7 μ F unless otherwise specified. Limits apply to T_A = 25°C.

Symbol	Parameter	Conditions	LM	Units		
			Typ (Note 6)	Limit (Notes 7, 8)	(Limits)	
1	Quiescent Power Supply Current	V _{IN} = 0V, I _{OUT} = 0A Single-Channel no load OCL Single-Channel no load C-CUPL	2 1.5		mA (max)	
I _{DD}	Quiescent Power Supply Current	Dual-Channel no load OCL Dual-Channel no load OCL	3 2.3	4.9 3.8	mA (max)	
I _{SD}	Shutdown Current	V _{SHUTDOWN} = GND	0.1	1.0	µA (max)	
V _{SDIH}	Logic Voltage Input High			3.5	V (min)	
V _{SDIL}	Logic Voltage Input Low			1.5	V (max)	
Po	Output Power	$\begin{split} THD &\leq 1\%; \ f_{\text{IN}} = 1 \text{kHz} \\ R_{\text{LOAD}} &= 16\Omega \ \text{OCL} \\ R_{\text{LOAD}} &= 16\Omega \ \text{C-CUPL} \\ R_{\text{LOAD}} &= 32\Omega \ \text{OCL} \\ R_{\text{LOAD}} &= 32\Omega \ \text{C-CUPL} \end{split}$	135 135 79 80	115 70	mW (min)	
THD+N	Total Harmonic Distortion + Noise	$\begin{split} &R_{LOAD} = 16\Omega \; OCL, \; P_{O} = 100 mW \\ &R_{LOAD} = 16\Omega \; C\text{-}CUPL, \; P_{O} = 100 mW \\ &R_{LOAD} = 32\Omega \; OCL, \; P_{O} = 60 mW \\ &R_{LOAD} = 32\Omega \; C\text{-}CUPL, \; P_{O} = 70 mW \end{split}$	0.08 0.02 0.04 0.01		%	
V _{ON}	Output Noise Voltage	$V_{IN} = AC GND, A_V = 0dB, A-weighted$	15		μV	
PSRR	Power Supply Rejection Ratio	V _{RIPPLE} = 200mVp-p (Note 9) f _{IN} = 217Hz sinewave OCL C-CUPL f _{IN} = 1kHz sinewave OCL	77 65 77	57	dB (min)	
Xtalk	Channel-to-channel Crosstalk	$C-CUPL$ $P_{out} = 40mW. OCL$ $R_{LOAD} = 16\Omega$ $R_{LOAD} = 32\Omega$ $P_{out} = 50mW. C-CUPL$ $R_{LOAD} = 16\Omega$ $R_{LOAD} = 32\Omega$	51 56 58 68		dB dB	

Electrical Characteristics $V_{DD} = 5V$ (Notes 1, 2) (Continued) The following specifications apply for $R_L = 16\Omega$, f = 1kHz, and $C_B = 4.7\mu$ F unless otherwise specified. Limits apply to $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	LM	4985	Units	
			Typ (Note 6)	Limit (Notes 7, 8)	(Limits)	
		C _{BYPASS} = 4.7µF (Note 11)		1	1	
		WT1 = 0, WT0 = 0				
		OCL	75			
		C-CUPL	285			
		WT1 = 0, WT0 = 1				
		OCL	110			
Τ _{WU}	Wake Up Time form Shutdown	C-CUPL	530		msec	
		WT1 = 1, WT0 = 0				
		OCL	180			
		C-CUPL	1030			
		WT1 = 1, WT0 = 1				
		OCL	320			
		C-CUPL	2050			
2		Stereo mode	20		kΩ	
R _{IN}	Input Resistance	Mono mode	10			
۹ _{vmin}	Minimum Gain	Code = 00000	-76		dB (mir	
A _{VMAX}	Maximum Gain	Code = 11111	18		dB (mir	
	Coin Accuracy per Step	$18dB \ge A_V \ge -44dB$	±0.5		٩D	
ΔA _V	Gain Accuracy per Step	$-44dB \ge A_V \ge -76dB$	±1.0		dB	
		OCL				
V _{os}	Output Offset Voltage	$R_{LOAD} = 32\Omega$	2.0	20	mV (ma	
		V _{IN} = AC GND				

Electrical Characteristics V_{DD} **= 3.6V** (Notes 1, 2) The following specifications apply for $R_L = 16\Omega$, f = 1kHz, and $C_B = 4.7\mu$ F unless otherwise specified. Limits apply to $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	LM4	4985	Units	
			Тур	Limit	(Limits)	
			(Note 6)	(Notes 7,		
				8)		
		$V_{IN} = 0V, I_{OUT} = 0A$				
		Single-Channel no load OCL	1.8	3.1		
I _{DD}	Quiescent Power Supply Current	Single-Channel no load C-CUPL	1.0			
		Dual-Channel no load OCL	2.1	4	mA (max)	
		Dual-Channel no load C-CUPL	2.3	3		
I _{SD}	Shutdown Current	V _{SHUTDOWN} = GND	0.1	1.0	µA (max)	
V _{SDIH}	Logic Voltage Input High			2.52	V (min)	
V _{SDIL}	Logic Voltage Input Low			1.08	V (max)	
		THD+N < 1%, $f_{IN} = 1 \text{kHz}$				
		$R_{LOAD} = 16\Omega \text{ OCL}$	68	60		
Po	Output Power	$R_{LOAD} = 16\Omega \text{ C-CUPL}$	70		mW (min)	
		$R_{LOAD} = 32\Omega \text{ OCL}$	38	34		
		$R_{LOAD} = 32\Omega \text{ C-CUPL}$	41			

Electrical Characteristics $V_{DD} = 3.6V$ (Notes 1, 2) (Continued) The following specifications apply for $R_L = 16\Omega$, f = 1kHz, and $C_B = 4.7\mu$ F unless otherwise specified. Limits apply to $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	LM4	4985	Units	
			Typ (Note 6)	Limit (Notes 7, 8)	(Limits)	
THD+N	Total Harmonic Distortion + Noise	$\begin{split} &R_{LOAD} = 16\Omega \; OCL, \; P_{O} = 60 mW \\ &R_{LOAD} = 16\Omega \; C\text{-}CUPL, \; P_{O} = 60 mW \\ &R_{LOAD} = 32\Omega \; OCL, \; P_{O} = 33 mW \\ &R_{LOAD} = 32\Omega \; C\text{-}CUPL, \; P_{O} = 38 mW \end{split}$	0.06 0.03 0.03 0.03		%	
V _{ON}	Output Noise Voltage	$V_{IN} = AC GND, A_V = 0dB, A$ -weighted	15		μV	
PSRR	Power Supply Rejection Ratio	$V_{RIPPLE} = 200mVp-p (Note 9)$ $f_{IN} = 217Hz sinewave$ OCL C-CUPL $f_{IN} = 1kHz sinewave$ OCL C-CUPL	77 63 76 62	55 57	dB (min	
Xtalk	Channel-to-Channel Crosstalk	$P_{out} = 40mW. OCL$ $R_{LOAD} = 16\Omega$ $R_{LOAD} = 32\Omega$ $P_{out} = 50mW. C-CUPL$	51 56		dB	
		$R_{LOAD} = 16\Omega$ $R_{LOAD} = 32\Omega$	58 69		dB	
T _{wu}	Wake Up Time from Shutdown	C _{BYPASS} = 4.7μF (Note 11) WT1 = 0, WT0 = 0 OCL C-CUPL WT1 = 0, WT0 = 1 OCL C-CUPL WT1 = 1, WT0 = 0 OCL C-CUPL WT1 = 1, WT0 =1 OCL C-CUPL Stereo mode	66 222 92 405 143 774 246 1532 20	93	- msec	
R _{IN}	Input Resistance	Stereo mode Mono mode	20 10		kΩ	
A _{VMIN}	Minimum Gain	Code = 00000	-76	-72	dB (max	
A _{VMAX}	Maximum Gain	Code = 11111	18	17	dB (min	
ΔA _V	Gain Accuracy per Step	$18dB \ge A_V \ge -44dB$ $-44dB \ge A_V > -76dB$	± 0.5 ± 1.0	± 1.0 ± 2.0	dB	
V _{os}	Output Offset Voltage	OCL $R_{LOAD} = 32\Omega$ $V_{IN} = AC GND$	2.0	20	mV (max	

Electrical Characteristics V_{DD} **= 2.5V** (Notes 1, 2) The following specifications apply for $R_L = 16\Omega$, f = 1kHz, and $C_B = 4.7\mu$ F unless otherwise specified. Limits apply to $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	LM	4985	Units				
			Typ (Note 6)	Limit (Lim (Notes 7, 8)					
		$V_{IN} = 0V, I_{OUT} = 0A$							
		Single-Channel no load OCL	1.6						
I _{DD}	Quiescent Power Supply Current	Single-Channel no load C-CUPL	1		mA				
		Dual-Channel no load OCL	2.1						
		Dual-Channel no load C-CUPL	1.6						
I _{SD}	Shutdown Current	V _{SHUTDOWN} = GND	0.1		μA				
V _{SDIH}	Logic Voltage Input High			1.75	V (min				
V _{SDIL}	Logic Voltage Input Low			0.75	V (max				
		THD+N < 1%, $f_{IN} = 1$ kHz							
		$R_{LOAD} = 16\Omega \text{ OCL}$	31						
Po	Output Power	$R_{LOAD} = 16\Omega \text{ C-CUPL}$	33		mW				
		$R_{LOAD} = 32\Omega \text{ OCL}$	19		mW				
		$R_{LOAD} = 32\Omega \text{ C-CUPL}$	19						
		$R_{LOAD} = 16\Omega \text{ OCL}, P_O = 26\text{mW}$	0.07						
THD+N		$R_{LOAD} = 16\Omega C-CUPL, P_O = 20mW$	0.07						
	Total Harmonic Distortion + Noise	$R_{LOAD} = 32\Omega \text{ OCL}, P_O = 16\text{mW}$	0.05		%				
			0.08						
		$R_{LOAD} = 32\Omega \text{ C-CUPL}, P_O = 15\text{mW}$							
V _{ON}	Output Noise Voltage	$V_{IN} = AC GND, A_V = 0dB, A-weighted$	10		μV				
		$V_{\text{RIPPLE}} = 200 \text{mVp-p}$ (Note 9)							
		$f_{IN} = 217Hz$ sinewave							
		OCL	75		dB				
PSRR	Power Supply Rejection Ratio	C-CUPL	59						
		f _{IN} = 1kHz sinewave							
		OCL	75						
		C-CUPL	59						
		P _{out} = 20mW, OCL							
		$R_{LOAD} = 16\Omega$	50		dB				
X/. II		$R_{LOAD} = 32\Omega$	55						
Xtalk	Channel-to-Channel Crosstalk	P _{out} = 20mW. C-CUPL							
		$R_{LOAD} = 16\Omega$	58		dB				
		$R_{LOAD} = 32\Omega$	67						
		$C_{\text{BYPASS}} = 4.7 \mu \text{F} \text{ (Note 11)}$							
		WT1 = 0, WT0 = 0							
		OCL	66						
		C-CUPL	214						
		WT1 = 0, WT0 = 1	217						
			92						
т	Wake Up Time from Shutdown	C-CUPL	544						
Τ _{wu}	Wake op Time from Shutdown		544		msec				
		WT1 = 1, WT0 = 0							
		OCL	145						
		C-CUPL	1053						
		WT1 = 1, WT0 = 1							
		OCL	250						
		C-CUPL	2098						
R _{IN}	Input Resistance	Stereo mode	20		kΩ				
' 'IN		Mono mode	10						
A _{VMIN}	Minimum Gain	Code = 00000	-76		dB				

Electrical Characteristics V_{DD} = 2.5V (Notes 1, 2) (Continued) The following specifications apply for $R_L = 16\Omega$, f = 1kHz, and $C_B = 4.7\mu$ F unless otherwise specified. Limits apply to $T_A = 16\Omega$, f = 1kHz, and $C_B = 4.7\mu$ F unless otherwise specified. 25°C.

Symbol	Parameter	Conditions	LM4	Units	
			Typ (Note 6)	Limit (Notes 7, 8)	(Limits)
A _{VMAX}	Maximum Gain	Code = 11111	18		dB
ΔA _V	Gain Accuracy per Step	$18dB \ge A_V \ge -44dB$ $-44dB \ge A_V > -76dB$	± 0.5 ± 1.0		dB
V _{os}	Output Offset Voltage	OCL $R_{LOAD} = 32\Omega$ $V_{IN} = AC GND$	2.0		mV

Note 1: All voltages are measured with respect to the GND pin unless otherwise specified.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by TJMAX, θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation is PDMAX = (TJMAX - TA)/ θ_{JA} or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4985, see power derating currents for more information.

Note 4: Human Body Model: 100pF discharged through a 1.5k Ω resistor.

Note 5: Machine Model: 200pF $\leq C_{mm} \leq$ 220pF discharged through all pins.

Note 6: Typicals are measured at 25°C and represent the parametric norm.

Note 7: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 8: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.

Note 9: 10Ω terminated input.

Note 10: The LDA10A package has its exposed-DAP soldered to an exposed 1.2in² area of 1oz. Printed circuit board copper.


Note 11: The wake-up time (T_{WU}) is calculated using the following formula; $T_{WU} = [C_{BYPASS} (VDD) / 2 (I_{BYPASS})] + 40$ ms.


External Components Description (Figure 2)


Comp	onents	Functional Description
1.	Cı	Input coupling capacitor which blocks the DC voltage at the amplifier's input terminals. Also creates a high-pass filter with R_i at $f_c = 1/(2\pi R_i C_i)$. Refer to the section Proper Selection of External Components, for an explanation of how to determine the value of C_i .
2.	Cs	Supply bypass capacitor which provides power supply filtering. Refer to the Power Supply Bypassing section for information concerning proper placement and selection of the supply bypass capacitor.
3.	C _B	Bypass pin capacitor which provides half-supply filtering. Refer to the section, Proper Selection of Proper Components , for information concerning proper placement and selection of C _B
6.	C _o	Output coupling capacitor which blocks the DC voltage at the amplifier's output. Forms a high pass filter with R_L at $f_o = 1/(2\pi R_L C_o)$


Typical Performance Characteristics

 $T_A = 25^{\circ}C$, $A_V = 0dB$, $f_{IN} = 1kHz$ unless otherwise stated.












www.national.com







Typical Performance Characteristics (Continued) **PSRR vs Frequency** V_{DD} = 2.5V, R_L = 16 Ω V_{RIPPLE} = 200mVpp, OCL +0 -10 -20 -30 -40 PSRR (dB) PSRR (dB) -50 -60 -70 -80 -90 -100 20 50 100 200 500 1k 2k 5k 10k 20k FREQUENCY (Hz) 20169776 **PSRR vs Frequency** $\mathsf{V}_\mathsf{DD} \texttt{=} \texttt{5.0V}, \, \mathsf{R}_\mathsf{L} \texttt{=} \texttt{16} \Omega$ $V_{RIPPLE} = 200m\overline{V}pp, OCL$ +0 -10 -20 -30 -40 PSRR (dB) PSRR (dB) -50 -60 -70 -80 -90 -100 20 50 100 200 500 1k 2k 5k 10k 20k FREQUENCY (Hz) 201697H6 **PSRR vs Frequency** V_{DD} = 3.6V, R_L = 32 Ω $V_{\text{RIPPLE}} = 200 \text{mVpp}, \text{OCL}$ +0 -10 -20 -30 -40 PSRR (dB) PSRR (dB) -50 -60 -70 -80 -90 -100 20 50 100 200 500 1k 2k 5k 10k 20k FREQUENCY (Hz) 201697H8











www.national.com

Typical Performance Characteristics (Continued)


Load Dissipation vs Amplifier Dissipation V_{DD} = 2.5V, C-CUPL




Load Dissipation vs Amplifier Dissipation $V_{DD} = 5.0V, C-CUPL$




Load Dissipation vs Amplifier Dissipation V_{DD} = 3.6V, OCL




Load Dissipation vs Amplifier Dissipation $V_{DD} = 3.6V, C-CUPL$




Load Dissipation vs Amplifier Dissipation V_{DD} = 2.5V, OCL





Load Dissipation vs Amplifier Dissipation V_{DD} = 5.0V, OCL



www.national.com












Typical Performance Characteristics (Continued)







Application Information

AMPLIFIER CONFIGURATION EXPLANATION

As shown in Figure 1, the LM4985 has three internal power amplifiers. Two of the amplifiers which amplify signals applied to their inputs, have internally configurable gain. The remaining third amplifier provides both half-supply output bias and AC ground return.

Loads, such as a headphone speaker, are connected between OUT1 and CNTGND or OUT2 and CNTGND. This configuration does not require an output coupling capacitor. The classical single-ended amplifier configuration, where one side of the load is connected to ground, requires large, expensive output coupling capacitors.

A configuration such as the one used in the LM4985 has a major advantage over single supply, single-ended amplifiers. Since the outputs OUT1, OUT2, and CNTGND are all biased at 1/2 V_{DD} , no net DC voltage exists across each load. This eliminates the need for output coupling capacitors which are required in a single-supply, single-ended amplifier configuration. Without output coupling capacitors in a typical single-supply, single-ended amplifier single-supply, single-ended amplifier, the bias voltage is placed across the load resulting in both increased internal IC power dissipation and possible loudspeaker damage.

The LM4985 eliminates these output coupling capacitors when operating in Output Capacitor-less (OCL) mode. Unless shorted to ground, VoC is internally configured to apply a 1/2 V_{DD} bias voltage to a stereo headphone jack's sleeve. This voltage matches the bias voltage present on VoA and VoB outputs that drive the headphones. The headphones operate in a manner similar to a bridge-tied load (BTL). Because the same DC voltage is applied to both headphone speaker terminals this results in no net DC current flow through the speaker. AC current flows through a headphone speaker as an audio signal's output amplitude increases on the speaker's terminal.

The headphone jack's sleeve is not connected to circuit ground when used in OCL mode. Using the headphone output jack as a line-level output will place the LM4985's 1/2 $V_{\rm DD}$ bias voltage on a plug's sleeve connection. This presents no difficulty when the external equipment uses capacitively coupled inputs. For the very small minority of equipment that is DC coupled, the LM4985 monitors the current supplied by the amplifier that drives the headphone jack's sleeve. If this current exceeds 500mA_{\rm PEAK}, the amplifier is shutdown, protecting the LM4985 and the external equipment.

POWER DISSIPATION

Power dissipation is a major concern when using any power amplifier. When operating in capacitor-coupled mode (C-CUPL), Equation 1 states the maximum power dissipation point for a single-ended amplifier operating at a given supply voltage and driving a specified output load.

$$P_{DMAX} = 2(V_{DD})^{2} / (2\pi^{2}R_{L})$$
(1)

When operating in the OCL mode, the LM4985's three operational amplifiers produce a maximum power dissipation given in Equation 2:

$$P_{DMAX} = [2(V_{DD})^{2} / (2\pi^{2}R_{L})] + [V_{DD}^{2} / (4\pi R_{L})]$$
(2)

The maximum power dissipation point obtained from Equation 1 or Equation 2 must not be greater than the power dissipation that results from Equation 3:

$$P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$$
(3)

For package TMD12AAA, $\theta_{JA} = 190^{\circ}$ C/W. $T_{JMAX} = 150^{\circ}$ C for the LM4985. Depending on the ambient temperature, T_A , of the system surroundings, Equation 3 can be used to find the maximum internal power dissipation supported by the IC packaging. If the result of Equation 2 is greater than that of Equation 3, then either the supply voltage must be decreased, the load impedance increased or T_A reduced.

For a typical application using a 3.6V power supply, with a 32Ω load, the maximum ambient temperature possible without violating the maximum junction temperature is approximately 144°C provided that device operation is around the maximum power dissipation point. Thus, for typical applications, power dissipation is not an issue. Power dissipation is a function of output power and thus, if typical operation is not around the maximum power dissipation point, the ambient temperature may be increased accordingly. Refer to the Typical Performance Characteristics curves for power dissipation information for lower output powers.

POWER SUPPLY BYPASSING

As with any amplifier, proper supply bypassing is important for low noise performance and high power supply rejection. The capacitor location on the power supply pins should be as close to the device as possible.

Typical applications employ a regulator with $10\mu F$ tantalum or electrolytic capacitor and a ceramic bypass capacitor which aid in supply stability. This does not eliminate the need for bypassing the supply nodes of the LM4985. A bypass capacitor value in the range of $0.1\mu F$ to $1\mu F$ is recommended for $C_S.$

MICRO POWER SHUTDOWN

The LM4985's micropower shutdown is activated or deactivated through its I²C digital interface . Please refer to Table 1 for the I²C Address, Register Select, and Mode Control registers. Each amplifier within the LM4985 can be shutdown individually.

Please observe the following protocol when placing an individual amplifier channel in shutdown while the other channel remains active. The protocol requires activating both channels' shutdown simultaneously, then deactivating the shutdown of the channel whose output is desired (or leaving the desire channel in shutdown mode). Also, when operating in the C-CUPL mode, a short delay time is required between activating one channel after placing both channels in shutdown. If the user finds that both channels activate when only one was chosen, increase the delay.

SELECTION OF INPUT CAPACITOR SIZE

Amplifying the lowest audio frequencies requires a high value input coupling capacitor, C_i . A high value capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however, the headphones used in portable systems have little ability to reproduce signals below 60Hz. Applications using headphones with this limited frequency response reap little improvement by using a high value input capacitor.

In addition to system cost and size, turn on time is affected by the size of the input coupling capacitor C_i . A larger input

Application Information (Continued)

coupling capacitor requires more charge to reach its quiescent DC voltage. This charge comes from the output via the feedback Thus, by minimizing the capacitor size based on necessary low frequency response, turn-on time can be minimized. A small value of C_i (in the range of 0.22 μ F to 0.68 μ F), is recommended.

MAXIMIZING OCL MODE CHANNEL-to-CHANNEL SEPARATION

The OCL mode AC ground return (CNT_GND pin) is shared by both amplifiers. As such, any resistance between the CNT_GND pin and the load will create a voltage divider with respect to the load resistance. In a typical circuit, the amount of CNT_GND resistance can be very small, but still significant. It is significant because of the relatively low load impedances for which the LM4985 was designed to drive: 16Ω to 32Ω . The ratio of this voltage divider will determine the magnitude of any residual signal present at the CNT_GND pin. It is this residual signal that leads to channel-to-channel separation (crosstalk) degradation.

For example, for a 60dB channel-to-channel separation while driving a 16 Ω load, the resistance between the LM4985's CNT_GND pin and the load must be less than 16m Ω . This is achieved by ensuring that the trace that connects the CNT_GND pin to the headphone jack sleeve should be as short and massive as possible, given the physical constraints of any specific printed circuit board layout and design.

DEMONSTRATION BOARD AND PCB LAYOUT

Information concerning PCB layout considerations and demonstration board use and performance is found in Application Note AN-1452.

I²C Control Register

Table 1 shows the actions that are implemented by manipulating the bits within the two internal I²C control registers.

		LM	4985 I2C	Contorl I	Register A	ddressing a	nd Data Char	t	
I2C		A6	A5	A4	A3	A2	A1	A0	Function
Address		1	1	0	0	1	1	A0	
	D7	D6	D5	D4	D3	D2	RS1	RS0	
Register Select	0	0	0	0	0	0	0	0	Read and write the mode control register
Select	0	0	0	0	0	0	0	1	Read and write the volume control register
	D7	D6	D5	D4	D3	D2	D1	D0	
		WT1	WT0	PHG	SDCH1	SDCH2	CHSEL1	CHSEL2	
	0	X	Х	Х	Х	Х	Х	Х	D7 must always be set to 0
	_	0	0	Х	Х	Х	Х	Х	Wake-up time: 80ms (OCL), 250ms (C-CUPL)
	-	0	1	Х	X	Х	Х	Х	Wake-up time: 110ms (OCL), 450ms (C-CUPL)
	—	1	0	Х	X	Х	Х	Х	Wake-up time: 170ms (OCL), 850ms (C-CUPL)
	-	1	1	Х	X	Х	Х	Х	Wake-up time: 290ms (OCL), 1650ms (C-CUPL)
	-	X	Х	1	X	Х	Х	Х	Output capacitor-less mode active
Mode Control	_	X	Х	0	X	Х	Х	Х	Output capacitor-less mode inactive
Register	_	Х	Х	Х	0	0	Х	Х	Amplifier's SHUTDOWN mode active
	-	X	Х	Х	0	1	Х	Х	Illegal mode
	_	X	Х	Х	1	0	Х	Х	Illegal mode
	-	Х	Х	Х	1	1	Х	Х	Amplifier's SHUTDOWN mode inactive
	-	X	Х	Х	X	Х	0	02	Amplifier's Chan. 1 is Input 1, Chan 2. is Input 2
	-	X	Х	Х	X	Х	0	1	Amplifier's Chan. 1 is Input 1, Chan 2. is Input 1
	-	X	Х	Х	X	Х	1	0	Amplifier's Chan. 1 is Input 2, Chan 2. is Input 2
	-	Х	Х	Х	X	Х	1	1	Amplifier's Chan. 1 is Input 2, Chan 2. is Input 1

Table 1. LM4985 I²C Control Register Addressing and Data Format Chart

Volume Control Settings Binary Values

The minimum volume setting is set to -76dB when 00000 is loaded into the volume control register. Incrementing the volume control register in binary fashion increases the volume control setting, reaching full scale at 11111. Table C1 shows the value of the gain for each of the 32 binary volume control settings.

Gain	B4	B3	B2	B1	B0
18	1	1	1	1	1
17	1	1	1	1	0
16	1	1	1	0	1
15	1	1	1	0	0
14	1	1	0	1	1
13	1	1	0	1	0
12	1	1	0	0	1
10	1	1	0	0	0
8	1	0	1	1	1
6	1	0	1	1	0
4	1	0	1	0	1
2	1	0	1	0	0
0	1	0	0	1	1
-2	1	0	0	1	0
-4	1	0	0	0	1
-6	1	0	0	0	0
-8	0	1	1	1	1
-10	0	1	1	1	0
-12	0	1	1	0	1
-14	0	1	1	0	0
-16	0	1	0	1	1
-18	0	1	0	1	0
-21	0	1	0	0	1
-24	0	1	0	0	0
-27	0	0	1	1	1
-30	0	0	1	1	0
-34	0	0	1	0	1
-38	0	0	1	0	0
-44	0	0	0	1	1
-52	0	0	0	1	0
-62	0	0	0	0	1
-76	0	0	0	0	0

Table C1. Binary Values for the Different Volume Control Gain Settings

Revision History

	Rev	Date	Description
[1.0	05/17/06	Initial WEB release.

