

LM5060Q1

High-Side Protection Controller with Low Quiescent Current

General Description

The LM5060 high-side protection controller provides intelligent control of a high-side N-Channel MOSFET during normal on/off transitions and fault conditions. In-rush current is controlled by the nearly constant rise time of the output voltage. A power good output indicates when the output voltage reaches the input voltage and the MOSFET is fully on. Input Under-Voltage Lock-Out, with hysteresis, is provided as well as programmable input Over-Voltage Protection. An enable input provides remote On / Off control. The programmable Under-Voltage Lock-Out input can be used as second enable input for safety redundancy. A single capacitor programs the initial start-up V_{GS} fault detection delay time, the transition V_{DS} fault detection delay time, and the continuous Over-Current V_{DS} fault detection delay time. When a detected fault condition persists longer than the allowed fault delay time, the MOSFET is latched off until either the Enable input or the Under-Voltage Lock-Out input is toggled low and then high.

Features

- Automotive grade / AEC Q-100
- Wide operating input voltage range: +5.5V to +65V
- Less than 15 µA quiescent current in disabled mode
- Controlled output rise time for safe connection of capacitive loads
- Charge pump gate driver for external N-Channel MOSFET
- Adjustable Under-Voltage Lock-Out (UVLO) with hysteresis
- UVLO serves as second enable input for systems requiring safety redundancy
- Programmable fault detection delay time
- MOSFET latched off after load fault is detected
- Active low open drain POWER GOOD (nPGD) output
- Adjustable input Over-Voltage Protection (OVP)
- Immediate restart after Over-Voltage shutdown


Applications

- Automotive Body Electronics
- Industrial Power Distribution and Control

Package

■ 10-Lead MINI-SOIC

Typical Application



Connection Diagram



10-Lead MINI-SOIC Package (MSOP) NS Package Number MUB10A

Ordering Information

Order Number	Package Type	NSC Package Drawing	Supplied As
LM5060Q1MM	10 Lead MSOP	MUB10A	1000 Units on Tape and Reel
LM5060Q1MMX	10 Lead MSOP	MUB10A	3500 Units on Tape and Reel

Automotive Grade (Q) product incorporates enhanced manufacturing and support processes for the automotive market, including defect detection methodologies. Reliability qualification is compliant with the requirements and temperature grades defined in the AEC Q100 standard. Automotive Grade products are identified with the letter Q. For more information go to http://www.national.com/automotive.

Pin Descriptions

	Pin No. Name Description		Description	Applications Information
	1	SENSE	Input Voltage Sense	A constant current sink (16 μ A typical) at the SENSE pin flows through an external resistor to set the threshold for fault detection.
	2 VIN Supply Voltage Inpu		Supply Voltage Input	The operating voltage range is 5.5V to 65V. The internal power-on-reset (POR) circuit typically switches to the active state when the VIN pin is greater than 5.1V. A small ceramic bypass capacitor close to this pin is recommended to suppress noise.
	3 OVP Protection Compar		Protection Comparator	An external resistor divider from the system input voltage sets the Over-Voltage turn-off threshold. The GATE pin is pulled low when OVP exceeds the typical 2.0V threshold, but the controller is not latched off. Normal operation resumes when the OVP pin falls below typically 1.76V.
www.Dat	w.DataSheet#U.com 4 UVLO Under-Voltage Lock- Out Comparator Input		_	The UVLO pin is used as an input Under-Voltage Lock-Out by connecting this pin to a resistor divider between input supply voltage and ground. The UVLO comparator is activated when EN is high. A voltage greater than typically 1.6V at the UVLO pin will release the pull down devices on the GATE pin and allow the output to gradually rise. A constant current sink (5.5 μ A typical) is provided to guarantee the UVLO pin is low in an open circuit condition.
	5	EN Enable Input		A voltage less than 0.8V on the EN pin switches the LM5060 to a low current shutdown state. A voltage greater than 2.0V on the EN pin enables the internal bias circuitry and the UVLO comparator. The GATE pin pull-up bias is enabled when both EN and UVLO are in the high state. A constant current sink (6 μ A typical) is provided to guarantee the EN pin is low in an open circuit condition.
	6	GND	Circuit ground	
	7	TIMER	Timing capacitor	An external capacitor connected to this pin sets the $V_{\rm DS}$ fault detection delay time. If the TIMER pin exceeds the 2.0V threshold condition, the LM5060 will latch off the MOSFET and remain off until either the EN, UVLO or VIN (POR) input is toggled low and then high.
	8	nPGD	Fault Status	An open drain output. When the external MOSFET V_{DS} decreases such that the OUT pin voltage exceeds the SENSE pin voltage, the nPGD indicator is active (low = no fault).
	8	nPGD	Fault Status	=-

www.DataSheet4U,com

1	
	≤
(7
9	2
5	27
3	\boldsymbol{z}
,	J

Pin No.	Name	Description	Applications Information
9	OUT	Output VoltageSense	Connect to the output rail (external MOSFET source). Internally used to detect V_{DS} and V_{GS} conditions.
10	GATE	Gate drive output	Connect to the external MOSFET's gate. A charge-pump driven constant current source (24 μ A typical) charges the GATE pin. An internal zener clamps the GATE pin at typically 16.8V above the OUT pin. The $\Delta V/\Delta t$ of the output voltage can be reduced by connecting a capacitor from the GATE pin to ground.

www.DataSheet4U.com

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V_{IN} to GND (Note 4, Note 5) -0.3V to 75V SENSE, OUT to GND (Note 6) -0.3V to 75V GATE to GND (Note 4, Note 6) -0.3V to 75V EN, UVLO to GND (Note 5) -0.3V to 75V nPGD. OVP to GND -0.3V to 75V TIMER to GND -0.3V to 7V ESD Rating, HBM (Note 2) 2 kV Storage Temperature -65°C to + 150°C Peak Reflow Temperature(Note 3) 260°C Junction Temperature 150°C

Operating Ratings (Note 1)

VIN Supply Voltage 5.5V to 65V **EN Voltage** 0.0V to 65V **UVLO** Voltage 0.0V to 65V nPGD Off Voltage 0V to 65V nPGD Sink Current 0mA to 5mA Junction Temperature Range -40°C to + 125°C

Electrical Characteristics Unless otherwise stated the following conditions apply: VIN = 14V, EN =2.00V, UVLO =2.00V, OVP = 1.50V, and T₁ = 25°C. Limits in standard type are for T₁ = 25°C only; limits in **boldface type** apply over the operating junction temperature (T₁) range of -40°C to +125°C. Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
VIN Pin						
I _{IN-EN}	Input Current, Enabled Mode		-	1.4	1.7	m,
I _{IN-DIS}	Input Current, Disabled Mode	EN = 0.50V	-	9	15	μ
I _{IN-STB}	Input Current, Standby Mode	UVLO = 0.00V	-	0.56	0.80	m
POR _{EN}	Power On Reset Threshold at VIN	VIN Rising	-	5.1	5.46	\
POR _{EN-HYS}	POR _{EN} Hysteresis	VIN Falling	-	500	-	m
OUT Pin						
I _{OUT-EN}	OUT Pin Bias Current, Enabled	OUT = VIN, Normal Operation	5.0	8	11.0	μ
I _{OUT-DIS}	OUT Pin Leakage Current, Disabled (Note 4)	Disabled, OUT = 0V, SENSE = VIN	-	0	-	μ
SENSE Pin			,			-
I _{SENSE}	Threshold Programming Current	SENSE Pin Bias Current	13.6	16	18.0	μ
V _{OFFSET}	V _{DS} Comparator Offset Voltage	SENSE - OUT Voltage for Fault Detection	-7.0	0	7.0	m
I _{RATIO}	I _{SENSE} and I _{OUT-EN} Current Ratio	I _{SENSE} / I _{OUT-EN}	1.70	2.0	2.30	Г
OVP Input	•		,			
OVP _{TH}	OVP Threshold	OVP Pin Threshold Voltage Rising	1.88	2.0	2.12	'
laSheetAV.CHY\$	OVP Hysteresis		-	240	-	n
OVP _{DEL}	OVP Delay Time	Delay from OVP Pin > OVP _{TH} to GATE low	-	9.6	-	1
OVP _{BIAS}	OVP Pin Bias Current	OVP = 1.9V	-	0	0.50	μ
UVLO Input				Į.		
UVLO _{TH}	UVLO Threshold	UVLO Pin Threshold Voltage Rising	1.45	1.6	1.75	1
UVLO _{HYS}	UVLO Hysteresis		120	180	230	n
UVLO _{BIAS}	UVLO Pin Pull-Down Current		3.8	5.5	7.2	μ
EN Input	•		•			
EN _{THH}	High-level input voltage		2.00	-	-	Γ,
EN _{THL}	Low-level input voltage		-	-	0.80	Τ,
EN _{HYS}	EN Threshold Hysteresis		-	200	-	n
EN _{BIAS}	EN Pin Pull-down current		-	6	8.0	ŀ
Gate Control (GA	ATE Pin)					
I _{GATE}	Gate Charge (Sourcing) Current On-state	On-state	17	24	31	۲
I _{GATE-OFF}	Gate Discharge (Sinking) Current Off state	UVLO = 0.00V	-	2.2	-	n
I _{GATE-FLT}	Gate Discharge (Sinking) Current Fault state	OUT < SENSE	-	80	-	n

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V _{GATE}	Gate output voltage in normal GATE - VIN Voltage operation GATE Pin Open		10	12	14	V
V _{GATE-TH}	V _{GATE-TH} V _{GS} Status Comparator Threshold voltage for TIMER voltage voltage voltage reset and TIMER current change		3.50	5	6.50	V
V _{GATE-CLAMP}	V _{GATE-CLAMP} Zener Clamp between GATE Pin and OUT Pin $I_{GATE-CLAMP} = 0.1 \text{mA}$		-	16.8	-	V
Timer (TIMER Pi	n)			2	-	-
V_{TMRH}	Timer Fault Threshold	TIMER Pin Voltage Rising	-	2.0	-	٧
V_{TMRL}	Timer Re-enable Threshold	TIMER pin Voltage Falling	-	0.30	-	V
I _{TIMERH}	Timer Charge Current for V _{DS} Fault	TIMER Charge current after Start-Up. V _{GS} = 6.5V	8.5	11	13.0	μА
I _{TIMERL}	Timer Start-Up Charge Current	TIMER Charge current during Start-Up. V _{GS} = 3.5V	4.0	6	7.0	μΑ
I _{TIMERR}	Timer Reset Discharge Current	TIMER Pin = 1.5V	4.4	6	8.2	mA
t _{FAULT}	Fault to GATE Low delay	TIMER Pin > 2.0V No load on GATE pin	-	5	-	μs
Power Good (nP	GD Pin)		-	•	3	
PGD _{VOL}	Output low voltage	I _{SINK} = 2 mA	-	80	205	mV
PGD _{IOH}	Off leakage current	$V_{nPGD} = 10V$	-	0.02	1.00	μΑ

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including in-operability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. Operating Range conditions indicate the conditions at which the device is functional and the device should not be operated beyond such conditions. For guaranteed specifications and conditions, see the Electrical Characteristics table.

Note 2: The Human Body Model (HBM) is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. Applicable standard is JESD-22–A114–C.

Note 3: Soldering process must comply with National Semiconductor's Reflow Temperature Profile specifications. Reflow temperature profiles are different for lead-free and non-lead-free packages. Refer to the *Packaging Data Book* available from National Semiconductor, or: www.national.com/analog/packaging


Note 4: The GATE pin voltage is typically 12V above the VIN pin when the LM5060 is enabled. Therefore, the Absolute Maximum Rating for VIN (75V) applies only when the LM5060 is disabled, or for a momentary surge to that voltage since the Absolute Maximum Rating for the GATE pin is also 75V.

Note 5: The minimum voltage of -1V is allowed if the current is limited to below -25 mA. Also it is assumed that the negative voltage on the pins only occur during reverse battery condition when a positive supply voltage (Vin) is not applied.


Note 6: The minimum voltage of -25V is allowed if the current is limited to below -25 mA. Also it is assumed that the negative voltage on the pins only occur during reverse battery condition when a positive supply voltage (VIN) is not applied.

www.DataSheet4U.com

Typical Performance Characteristics



OUT Pin Current (I_{OUT-EN}) vs. VIN Voltage



SENSE Current (I_{SENSE})


vs VIN Voltage


www.DataSheet4U.com


enabled

30 40

INPUT VOLTAGE (V)








www.national.com


SENSE CURRENT (µA)

GATE Pull-Down Current Off ($I_{GATE-OFF}$) vs. GATE Voltage



30104209


UVLO Threshold Voltage (UVLO_{TH}) vs. Temperature




30104259

30104212

www.DataSheet4U.com UVLO, EN Current




EN Threshold Voltage (EN_{TH}) vs. Temperature




30104210

GATE Pull-Down Current Fault (I_{GATE-FLT}) vs. GATE Voltage




30104211

OVP Threshold (OVP_{TH}), Hysteresis (OVP_{HYS}) vs. Temperature




30104213


${ m V_{GS}}$ Comparator Threshold Voltage (${ m V_{GATE-TH}}$) vs. Temperature



30104214




www.DataSheet4U.com Gate Pull-Down Current - Fault (I_{GATE-FLT}) vs. Temperature



30104218


8

${ m V_{DS}}$ Comparator Offset Voltage (${ m V_{OFFSET}}$) vs. Temperature




30104215

GATE Output Voltage (V_{GATE}) vs. Temperature




30104217

VIN Pin Current (I_{EN}) vs EN Voltage




30104219



www.DataSheet4U.com

www.national.com

9






FIGURE 1. Basic Application Circuit

Functional Description

The LM5060 is designed to drive an external high-side Nchannel MOSFET. Over-Current protection is implemented by sensing the voltage drop across the MOSFET. When an adjustable voltage drop threshold is exceeded, and an adjustable time period has elapsed, the MOSFET is disabled. Over-Voltage Protection (OVP) and Under-Voltage Lock-Out (UVLO) monitoring of the input line is also provided. A low state on the enable pin will turn off the N-channel MOSFET and switch the LM5060 into a very low quiescent current off state. An active low power good output pin is provided to report the status of the N-channel MOSFET. The waiting time before the MOSFET is turned off after a fault condition is detected can be adjusted with an external timer capacitor. Since the LM5060 uses a constant current source to charge the gate of the external N-channel MOSFET, the output voltage rise time can be adjusted by adding external gate capacitance. This is useful when starting up into large capacitive loads.

POWER-UP SEQUENCE

The basic application circuit is shown in *Figure 1* and a normal start-up sequence is shown in *Figure 2*. Start-up of the LM5060 is initiated when the EN pin is above the (EN_{THH}) threshold (2.0V). At start-up, the timer capacitor is charged with a 6 μ A (typical) current source while the gate of the external N-channel MOSFET is charged through the GATE pin by a 24 μ A (typical) current source.

When the gate-to-source voltage (V_{GS}) reaches the $V_{GATE-TH}$ threshold (typically 5V) the V_{GS} sequence ends, the timer capacitor is quickly discharged to 0.3V, and begins charging the timer capacitor with a11 μ A current source.

The timer capacitor will charge until either the V_{DS} Comparator indicates that the drain-to-source voltage (V_{DS}) has been reduced to a nominal value (i.e. no fault) or the voltage on the timer capacitor has reached the V_{TMRH} threshold (i.e. fault). The V_{DS} Comparator monitors the voltage difference between the SENSE pin and the OUT pin. The SENSE pin voltage is user programmed to be lower than the input supply voltage by selecting a suitable sense resistor value. When the OUT pin voltage exceeds the voltage at the SENSE pin, the nPGD pin is asserted low (i.e. no fault) and the timer capacitor is discharged.

STATUS CONDITIONS

Output responses of the LM5060 to various input conditions is shown in $Table\ 1.$ The input parameters include Enable (EN), Under-Voltage Lock-Out (UVLO), Over-Voltage Protection (OVP), input voltage (VIN), Start-Up Fault (V $_{\rm GS}$) and Run Fault (V $_{\rm DS}$) conditions. The output responses are the VIN pin current consumption, the GATE charge current, the TIMER capacitor charge (or discharge) current, the GATE discharge current if the timer capacitor voltage has reached the V $_{\rm TMRH}$ threshold (typically 2V), as well as the status of nPGD.




FIGURE 2. Voltages During Normal Start Up Sequence

TABLE 1. Overview of Operating Conditions

	Input Conditions						Outputs				Status															
	EN	UVLO	OVP (typ)	VIN (typ)	SENSE-OUT	GATE- OUT	VIN Current (typ)	GATE Current (typ)	TIMER	GATE after TIMER > 2V	nPG D															
	L	L	-	>5.10V	NA	NA	0.009 mA	2.2 mA sink	Low	NA	NA	Disabled														
	L	Н	-	>5.10V	NA	NA	0.009 mA	2.2 mA sink	Low	NA	NA	Disabled														
	Н	L	<2V	>5.10V	SENSE>OUT	NA	0.56 mA	2.2 mA sink	Low	NA	Н	Standby														
			\Z V	>3.10 V	SENSE <out< td=""><td>INA U.</td><td>0.30 111A</td><td>Z.Z IIIA SIIIK</td><td>LOW</td><td>IVA</td><td>L</td><td>Starioby</td></out<>	INA U.	0.30 111A	Z.Z IIIA SIIIK	LOW	IVA	L	Starioby														
	Н	₁	>2V	>5.10V	SENSE>OUT SENSE <out< td=""><td rowspan="2">NA</td><td rowspan="2">0.56 mA</td><td rowspan="2">80 mA sink</td><td rowspan="2">Low</td><td rowspan="2">NA</td><td>Н</td><td rowspan="2">Standby</td></out<>	NA	0.56 mA	80 mA sink	Low	NA	Н	Standby														
				>3.10 V							L															
	Н	н	<2V	>5.10V	SENSE>OUT	<5V	1.4 mA	24 μA source	6 μA source	80 mA sink	Н	Enabled														
		11	\Z V		SENSE <out< td=""><td>737</td><td>1.4 1117</td><td>24 μA source</td><td>Low</td><td>NA</td><td>L</td><td>Lilabieu</td></out<>	737	1.4 1117	24 μA source	Low	NA	L	Lilabieu														
www.Dat	aShee	_{t4U} H.om	_m <2V	<2V	<2V	<2V	<2V	<2V	<2V	<2V	<2V	<2V	<2V	<2V	<2V	<2V	<2V	<2V	>5.10V	SENSE>OUT >5V	1.4 mA 24 µA sourc	24 μA source	11 μA source	80 mA sink	н	Enabled
						SENSE <out< td=""><td></td><td></td><td></td><td>Low</td><td>NA</td><td>L</td><td></td></out<>				Low	NA	L														
	Н	н	>2V	>5.10V	SENSE>OUT	NA	1.4 mA	80 mA sink	Low	NA	Η	Over														
		11	<i>></i> ∠ v	>3.10 V	SENSE <out< td=""><td>INA</td><td>1.4111A</td><td>OU ITIA SITIK</td><td>LOW</td><td>IVA</td><td>L</td><td>Voltage</td></out<>	INA	1.4111A	OU ITIA SITIK	LOW	IVA	L	Voltage														
	Н	Н	<2V	<5.10V	NA	NA	1.4 mA	2.2 mA sink (See Note†)	Low	NA	Н	Power on reset														

Note \dagger : The 2.2 mA sink current is valid for with the VIN pin \geq 5.1V. When the VIN pin < 5.1V the sink current is lower. See 'GATE Pin Off Current vs. VIN' plot in *Typical Performance Characteristics*.

GATE CONTROL

A charge pump provides bias voltage above the input and output voltage to enhance the N-Channel MOSFET's gate. When the system voltage is initially applied and both EN and UVLO are above their respective thresholds, the GATE pin is charged by the 24 μA (typical) current source. During normal operating conditions, the GATE pin voltage is clamped to approximately 16.8V above the OUT pin (i.e. V_{GS}) by an internal zener

When either the UVLO input or the EN input is low, or when VIN is below the Power-On Reset voltage of 5.10V (typical), the GATE pin is discharged with a 2.2 mA (typical) current sink.

When the timer capacitor is charged up to the V_{TMRH} threshold (typically 2V) a fault condition is indicated and the gate of the external N-Channel MOSFET is discharged at a 80 mA (typical) rate . Additionally, when the OVP pin voltage is higher than the OVP $_{TH}$ threshold (typically 2V) a fault is indicated and the gate of the external N-Channel MOSFET is discharged at the same 80 mA (typical) rate.

FAULT TIMER

An external capacitor connected from the TIMER pin to the GND pin sets the fault detection delay time. If the voltage on the TIMER capacitor reaches the V_{TMRH} threshold (2V typical) a fault condition is indicated. The LM5060 will latch off the MOSFET by discharging the GATE pin at a 80mA (typical)

rate, and will remain latched off until either the EN pin, the UVLO pin, or the VIN pin is toggled low and then high.

The block diagram of the LM5060 shows the details of the TIMER pin. There are three relevant components to the TIMER pin's function:

- A constant 6 μA (typical) current source driving the TIMER pin. This current source is active when EN, UVLO, and VIN are all high.
- 2. A second current source (5 μ A typical) is activated, for a total charge current of 11 μ A (typical), only when the V_{GS} sequence has completed successfully.
- A pull-down current sink for the TIMER pin which resets the timer by discharging the timer capacitor. If EN, UVLO or VIN is low, or when OVP is high, the timer capacitor is discharged.
 - When the V_{DS} Fault Comparator detects a fault, (SENSE pin voltage higher than OUT pin voltage) the timer capacitor pull down is disabled and the timer capacitor is allowed to charge at the 11 μ A (typical) rate.

During Start-Up, the timer behaves as follows:

After applying sufficient system voltage and enabling the LM5060 by pulling the EN and UVLO pins high, the timer capacitor will be charged with a 6 μA (typical) current source. The timer capacitor is discharged when the voltage difference between the GATE pin and the OUT pin (i.e. V_{GS} of the external N-Channel MOSFET) reaches the $V_{GATE-TH}$ threshold (typically 5V). After discharging, the timer capacitor is charged with 11 μA until either the V_{TMRH} threshold (typically 2V) is reached, or the sensed V_{DS} voltage falls below the threshold of the V_{DS} Fault Comparator, indicating the output voltage has reached the desired steady state level. The timer capacitor voltage waveforms are illustrated in Figure 2, Figure 3 and Figure 4.

A timer capacitor is always necessary to allow some finite amount of time for the gate to charge and the output voltage to rise during startup. If an adequate timer capacitor value is not used, then the 6 μ A of charge current would cause the TIMER pin voltage to reach the V_{TMRH} fault threshold (typically 2V) prematurely and the LM5060 will latch off since a fault condition would have been indicated.

Although not recommended, the timer function can be disabled by connecting the TIMER pin directly to GND. With this condition the TIMER pin voltage will never reach the V_{TMRH} fault threshold (2V typical). The end result is that the fault latch-off protection is completely disabled, while the nPGD pin will continue to reflect the V_{DS} Fault Comparator output.

V_{GS} CONSIDERATIONS

The $V_{\rm GS}$ Status Comparator shown in the LM5060 block diagram accomplishes two purposes:

- As the gate of the external MOSFET is charged, the V_{GS} voltage transitions from cut-off, through an active region, and into the ohmic region. The LM5060 provides two fault timer modes to monitor these transitions. The TIMER pin capacitor is initially charged with a constant 6 μA (typical) until either the MOSFET V_{GS} reaches the $V_{\rm GATE-TH}$ threshold (typically 5V) indicating that the MOSFET channel is at least somewhat enhanced, or the voltage on the TIMER pin reaches the V_{TMRH} threshold (typically 2V) indicating a fault condition. If the MOSFET V_{GS} reaches 5V threshold before the TIMER pin reaches the typical 2V timer fault threshold, the timer capacitor is then discharged to 300 mV, and then begins charging with 11 µA current source while the MOSFET transitions through the active region. The lower timer capacitor charge current during the initial start-up sequence allows more time before a fault is indicated. The turn-on time of the MOSFET will vary with input voltage, load capacitance, load resistance, as well as the MOSFET characteristics.
- 2. Figure 3 shows a start-up waveform with excessive gate leakage. The initial charge current on the timer capacitor is 6 μA (typical), while the simultaneous charge current to the gate is 24 μA (typical). Due to excessive gate leakage, the 24 μA is not able to charge the gate to the required typical 5V V_{GS} threshold and the V_{DS} Fault Comparator will indicate a fault when the timer capacitor is charged to the V_{TMRH} fault threshold. When the timer capacitor voltage reaches the V_{TMRH} fault threshold (typically 2V) the MOSFET gate is discharged at an 80 mA (typical) rate.




FIGURE 3. Voltages During Startup with V_{GS} Gate Leakage Condition

V_{DS} FAULT CONDITION

The LM5060 includes a V $_{DS}$ Fault Comparator that senses the voltage difference between the SENSE pin and the OUT pin. If the voltage at the OUT pin falls lower than the voltage at the SENSE pin, the V $_{DS}$ Fault Comparator will trip and switch the nPGD pin to a high impedance state. It will also initiate charging of the capacitor on the TIMER pin with a 6 μ A (typical) current source if V $_{GS}$ is less than than 5V, or a 11 μ A (typical) current source if V $_{GS}$ is higher than 5V. If the voltage on the TIMER pin reaches the typical 2V fault threshold, the gate of the N-Channel MOSFET is pulled low with a 80 mA (typical) sink current. Figure 4 illustrates a V $_{DS}$ fault condition during start-up. The nPGD pin never switches low because the V $_{DS}$ fault comparator detects excessive V $_{DS}$ voltage throughout the entire sequence.

OVER-CURRENT FAULT

The V_{DS} Fault Comparator can be used to implement an Over-Current shutdown function. The V_{DS} Fault Comparator monitors the voltage difference between the SENSE pin and the OUT pin. This is, essentially, the same voltage that is across the N-Channel MOSFET $R_{DS(ON)}$ less the threshold voltage that is set by the series resistor on the SENSE pin. The value


of capacitor on the TIMER pin, the capacitor charge current (I_{TIMERH} , 11 uA typical), along with the TIMER pin fault threshold (V_{TMRH}) will determine the how long the N-Channel MOSFET will be allowed to conduct excessive current before the MOSFET is turned-off. When this delay time expires, the gate is discharged at a 80 mA rate.

The LM5060 is intended for applications where precise current sensing is not required, but some level of fault protection is needed. Examples are applications where inductance or impedance in the power path limits the current rise in a short circuit condition.

The Safe Operating Area (SOA) of the external N-Channel MOSFET should be carefully considered to ensure the peak drain-to-source current and the duration of the fault delay time is within the SOA rating of the MOSFET. Also note that the $R_{\rm DS(ON)}$ variations of the external N-Channel MOSFET will affect the accuracy of the Over-Current detection.

RESTART AFTER OVER-CURRENT FAULT EVENT

When a V_{DS} fault condition has occurred and the TIMER pin voltage has reached 2V, the LM5060 latches off the external MOSFET. In order to initiate a restart, either the EN pin, the VINpin, or the UVLO pin must be toggled low and then high.



www.DataSheet4U.com

FIGURE 4. Voltages During Startup with V_{DS} Fault Condition

ENABLE

The LM5060 Enable pin (EN) allows for remote On/Off control. The Enable pin on/off thresholds are CMOS compatible. The external N-Channel MOSFET can be remotely switched Off by forcing the EN pin below the lower input threshold, EN_{THL} (800 mV). The external N-Channel MOSFET can be remotely switched On by forcing the EN pin above the upper input threshold, EN_{THH} (2.00V). *Figure 5* shows the threshold levels of the Enable pin.

When the EN pin is less than 0.5V (typical) the LM5060 enters a low current (disabled) state. The current consumption of the VIN pin in this condition is 9 μ A (typical).




FIGURE 5. Enable Function Threshold Levels

UNDER-VOLTAGE LOCK-OUT (UVLO)

The Under-Voltage Lock-Out function will turn off the external N-Channel MOSFET with a 2.2 mA (typical) current sink at the GATE pin. *Figure 6* shows the threshold levels of the UV-LO input. A resistor divider as shown in *Figure 1* with R10 and R11 sets the voltage at which the UVLO function engages. The UVLO pin may also be used as a second enable pin for applications requiring a redundant, or secondary, shut-down control. Unlike the EN pin function, the UVLO function does not switch the LM5060 to the low current (disabled) state.

If the Under-Voltage Lock-Out function is not needed, the UVLO pin should be connected to the VIN pin. The UVLO pin should not be left floating as the internal pull-down will keep the UVLO active.

In addition to the programmable UVLO function, an internal Power-On-Reset (POR) monitors the voltage at the VIN pin and turns the MOSFET Off when VIN falls below typically 5.10V.




FIGURE 6. Under-Voltage Lock-Out Threshold Levels

OVER-VOLTAGE PROTECTION (OVP)

The Over-Voltage Protection function will turn off the external N-Channel MOSFET if the OVP pin voltage is higher than the

www.DataSheet4U.com

OVP_{TH} threshold (typically 2V). A resistor divider made up with R8 and R9, shown in *Figure 1*, sets the Over-Voltage Protection threshold. An internal 9.6 µs timer filters the output of the Over-Voltage Comparator to prevent noise from triggering an OVP event. An OVP event lasting longer than typically 9.6 µs will cause the GATE pin to be discharged with an 80 mA current sink and will cause the capacitor on the TIMER pin to be discharged.

If the Over-Voltage Protection function is not needed, the OVP pin should be connected to GND. The OVP pin should not be left floating.

RESTART AFTER OVP EVENT

After the OVP function has been activated and the gate of the external N-Channel MOSFET has been pulled low, the OUT pin is likely to be low as well. However, an OVP condition will not cause the $\rm V_{DS}$ Fault Comparator to latch off of the LM5060 because the capacitor on the TIMER pin is also discharged during an OVP event. After the OVP pin falls below the lower threshold (typically 1.76V), the LM5060 will re-start as described in the normal start-up sequence and shown in *Figure 2*. The EN, VIN, or UVLO pins do not need to be toggled low to high to re-enable the MOSFET after an OVP event.

nPGD Pin

The nPGD pin is an open drain connection that indicates when a V_{DS} fault condition has occurred. If the SENSE pin voltage is higher than the OUT pin voltage the state of the nPGD pin will be high impedance. In the typical application, as shown in *Figure 1*, the voltage at the nPGD pin will be high during any V_{DS} fault condition. The nPGD state is independent of the fault timer function. The resistance R4 should be selected large enough to safely limit the current into the nPGD pin. Limiting the nPGD low state current below 5 mA is recommended.

www.DataSheet4U.com

Application Information

$\rm V_{DS}$ FAULT DETECTION and SELECTING SENSE PIN RESISTOR $\rm R_{S}$

The LM5060 monitors the V_{DS} voltage of the external N-Channel MOSFET. The drain to source voltage threshold (V_{DSTH}), which is set with the resistor R_{S} , is shown in *Figure 7*;

$$V_{DSTH} = (R_S \times I_{SENSE}) - V_{OFFSET}$$

The MOSFET drain to source current threshold is:

$$I_{DSTH} = \frac{V_{DSTH}}{R_{DS(ON)}}$$

where $R_{DS(ON)}$ is the resistive drop of the pass element Q1 in Figure 7, V_{OFFSET} is the offset voltage of the V_{DS} comparator and I_{SENSE} (16 μA typical) is the threshold programming current.




FIGURE 7. Setting the V_{DS} Threshold

TURN-ON TIME

To slow down the output rise time a capacitor from the GATE pint to GND may be added. The turn on time depends on the threshold level of the N-Channel MOSFET, the gate capacitance of the MOSFET as well as the optional capacitance from the GATE pin to GND. Figure 8 shows the slow down capacitor C1. Reducing the turn-on time allows the MOSFET (Q1), to slowly charge a large load capacitance. Special care must be taken to keep the MOSFET within its safe operating area. If the MOSFET turns on too slow, the peak power losses may damage the device.




FIGURE 8. Turn-On Time Extension

FAULT DETECTION DELAY TIME

To allow the gate of the MOSFET adequate time to change, and to allow the MOSFET to conduct currents beyond the protection threshold for a brief period of time, a fault delay timer function is provided. This feature is important when drive loads which require a surge of current in excess of the normal ON current upon start up, or at any point in time, such as lamps and motors. A single low leakage capacitor (C_{TIMER}) connected from the TIMER (pin 7), to ground sets the delay time interval for both the V_{GS} status detection at start-up and for the subsequent V_{DS} Over-Current fault detection.

When the LM5060 is enabled under normal operating conditions the timer capacitor will begin charging at a 6 μA (typical) rate while simultaneously charging the gate of the external MOSFET at a 24 μA (typical) rate. The gate-to-source voltage (V_GS) of the external MOSFET is expected to reach the 5V (typical) threshold before the timer capacitor has charged to the V_TMRH threshold (2V typical) in order to avoid being shutdown.

While V_{GS} is less than the typical 5V threshold ($V_{GATE-TH}$), the V_{DS} start-up fault delay time is calculated from:

$$V_{DS}$$
 Fault Delay = $\left(\frac{V_{TIMERH} \times C_{TIMER}}{I_{TIMERL}}\right)$

Where I_{TMRL} is typically 6 μ A and V_{TMRH} is typically 2V. If the C_{TIMER} value is 68 nF (0.068 μ F) the V_{GS} start-up fault delay time would typically be:

$$V_{DS}$$
 Fault Delay = ((2V x 0.068 $\mu F) \, / \, 6 \; \mu A)$ = 23 ms

When the LM5060 has successfully completed the start-up sequence by reaching a V_{GS} of 5V within the fault delay time set by the timer capacitor (C_{TIMER}), the capacitor is quickly discharged to 300mV (typical) and the charge current is increased to 11 μA (typical) while the gate of the external MOSFET is continued to be charge at a 24 μA (typical) rate. The external MOSFET may not be fully enhanced at this point in time and some additional time may be needed to allow the gate-to-source voltage (V_{GS}) to charge to a higher value. The drain-to-source voltage (V_{DS}) of the external MOSFET must fall below the V_{DSTH} threshold set by R_S and I_{SENSE} before the timer capacitor has charged to the V_{TMRH} threshold (2V typical) to avoid a fault.

When V_{GS} is greater than the typical 5V threshold ($V_{GATE-TH}$), the V_{DS} transition fault delay time is calculated from:

www DataS

$$V_{DS}$$
 Fault Delay =
$$\left(\frac{(V_{TIMERH} - V_{TMRL}) \times C_{TIMER}}{I_{TIMERH}}\right)$$

Where I_{TMRH} is typically 11 $\mu A,~V_{TMRH}$ is typically 2V, and V_{TMRL} is typically 300 mV. If the C_{TIMER} value is 68 nF (0.068 $\mu F)$ the V_{DS} transition fault delay time would typically be:

 V_{DS} Fault Delay = (((2V-0.3V) x 0.068 $\mu F)$ / 11 μA) = 10 ms Should a subsequent load current surge trip the V_{DS} Fault Comparator, the timer capacitor discharge transistor turns OFF and the 11 μA (typical) current source begins linearly charging the timer capacitor. If the surge current, with the detected excessive V_{DS} voltage, lasts long enough for the timer capacitor to charge to the timing comparator threshold (V_{TMRH}) of typically 2V, the LM5060 will immediately discharge the MOSFET gate and latch the MOSFET off. The V_{DS} fault delay time during an Over-Current event is calculated from:

$$V_{DS}$$
 Fault Delay = $\left(\frac{V_{TIMERH} \times C_{TIMER}}{I_{TIMERH}}\right)$

Where I_{TMRH} is typically 11 μ A and V_{TMRH} is typically 2V. If the C_{TIMER} value is 68 nF (0.068 μ F) the V_{DS} Over-Current fault delay time would typically be:

$$V_{DS}$$
 Fault Delay = ((2V x 0.068 μ F) / 11 μ A) = 12 ms

Since a single capacitor is used to set the delay time for multiple fault conditions, it is likely that some compromise will need to be made between a desired delay time and a practical delay time.

MOSFET SELECTION

The external MOSFET (Q1) selection should be based on the following criteria:

- The BV_{DSS} rating must be greater than the maximum system voltage (V_{IN}), plus ringing and transients which can occur at V_{IN} when the circuit is powered on or off.
- The maximum transient current rating should be based on the maximum worst case V_{DS} fault current level.
- MOSFETs with low threshold voltages offer the advantage that during turn on they are more likely to remain within their safe operating area (SOA) because the MOSFET reaches the ohmic region sooner for a given gate capacitance.
- The safe operating area (SOA) of the MOSFET device and the thermal properties should be considered relative to the maximum power dissipation possible during startup or shutdown.
- R_{DS(ON)} should be sufficiently low that the power dissipation at maximum load current ((I_{L(MAX)})² x R_{DS(ON)}) does not increase the junction temperature above the manufacturer's recommendation.
- If the device chosen for Q1 has a maximum V_{GS} rating less than 16V, an external zener diode must be added from gate to source to limit the applied gate voltage. The external zener diode forward current rating should be at least 80 mA to conduct the full gate pull-down current during fault conditions.

INPUT and OUTPUT CAPACITORS

Input and output capacitors are not necessary in all applications. Any current that the external MOSFET conducts in the on-state will decrease very quickly as the MOSFET turns off. All trace inductances in the design including wires and printed circuit board traces will cause inductive voltage kicks during the fast termination of a conducting current. On the input side of the LM5060 circuit this inductive kick can cause large positive voltage spikes, while on the output side, negative voltage spikes are generated. To limit such voltage spikes, local capacitance or clamp circuits can be used. The necessary capacitor value depends on the steady state input voltage level, the level of current running through the MOSFET, the inductance of circuit board traces as well as the transition speed of the MOSFET.

Since the exact amount of trace inductance is hard to predict, careful evaluation of the circuit board is the best method to optimize the input or output capacitance or clamp circuits.

UVLO, OVP

The UVLO and OVP thresholds are programmed to enable the external MOSFET (Q1) when the input supply voltage is within the desired operating range. If the supply voltage is low enough that the voltage at the UVLO pin is below the UVLO threshold, Q1 is switched off by a 2.2 mA (typical) current sink at the GATE pin, denying power to the load. The UVLO threshold has approximately 180 mV of hysteresis.

If the supply voltage is high enough that the voltage at the OVP pin is above the OVP threshold, the GATE pin is pulled low with a 80 mA current sink. Hysteresis is provided for each threshold. The OVP threshold has approximately 240 mV of hysteresis.

Option A: The configuration shown in *Figure 9* requires three resistors (R1, R2, and R3) to set the thresholds.




FIGURE 9. UVLO and OVP Thresholds Set By R1, R2 and R3

The procedure to calculate the resistor values is as follows:

- 1. Select R1 based on current consumption allowed in the resistor divider and consideration of noise sensitivity. Values between 10 k Ω and 200 k Ω are suggested.
- 2. Calculate R3 with the following formula:

$$R3 = \frac{\left(\frac{UVLO_{TH} \times R1}{V_{INMIN} - UVLO_{TH} - (UVLO_{BIAS} \times R1)} + R1\right)}{\left(\frac{V_{INMAX}}{OVP_{TH}} - \frac{UVLO_{BIAS} \times R1}{OVP_{TH}}\right)}$$

17

3. Calculate R2 with the following formula:

$$R2 = \frac{R3 \times V_{INMAX}}{OVP_{TH}} - R3 - R1 - \frac{UVLO_{BIAS} \times R1 \times R3}{OVP_{TH}}$$

 V_{INMIN} is the minimum and V_{INMAX} is the maximum input voltage of the design specification. All other variables can be found in the Electrical Characteristics table of this document. To calculate the UVLO lower threshold including its hysteresis for falling V_{IN} , use (UVLO $_{TH}$ -UVLO $_{HYS}$) instead of UVLO $_{TH}$ in the formulas above. To calculate the OVP lower threshold including hysteresis for falling V_{IN} , use (OVP $_{TH}$ -OVP $_{HYS}$) instead of OVP $_{TH}$. With three given resistors R1, R2, and R3, the thresholds can be calculated with the formulas below:

$$V_{INMAX} = R1 \times \left(\frac{OVP_{TH}}{R3} + UVLO_{BIAS}\right) + R2 \times \frac{OVP_{TH}}{R3} + OVP_{TH}$$

$$V_{INMIN} = \left(\frac{UVLO_{TH}}{R2 + R3} + UVLO_{BIAS}\right) x R1 + UVLO_{TH}$$

Also in these two formulas, the respective lower threshold value including the hysteresis is calculated by using (UV-LO_{TH}-UVLO_{HYS}) instead of UVLO_{TH}, and (OVP_{TH}-OVP_{HYS}) instead of OVP_{TH}. The worst case thresholds, over the operating temperature range, can be calculated using the respective min and max values in bold font in the *Electrical Characteristics* .

Option B: UVLO and OVP can be independently adjusted using two resistor dividers as shown in *Figure 10*.




FIGURE 10. Programming the Thresholds with Resistors R8-R11

Choose the upper UVLO thresholds to ensure operation down to the lowest required operating input voltage (V_{INMIN}). Select R11 based on resistive divider current consumption and noise sensitivity. Values between 10 k Ω and 200 k Ω are suggested.

$$R10 = \frac{V_{INMIN} - UVLO_{TH}}{\left(UVLO_{BIAS} + \frac{UVLO_{TH}}{R11}\right)}$$

To calculate the UVLO low threshold including its hysteresis, use (UVLO $_{TH}$ -UVLO $_{HYS}$) instead of UVLO $_{TH}$ in the formula above. Choose the lower OVP threshold to ensure operation up to the highest VIN voltage required (V $_{INMAX}$). Select R9 based on resistive divider current consumption and noise sensitivity. Values between 10 k Ω and 200 k Ω are suggested.

$$R8 = R9 \times \left(\frac{V_{INMAX} - OVP_{TH}}{OVP_{TH}} \right)$$

To calculate the OVP low threshold including hysteresis, use $(OVP_{TH}-OVP_{HYS})$ instead of OVP_{TH} . Where the R9-R11 resistor values are known, the threshold voltages are calculated from the following:

$$V_{\text{INMAX}} = \text{OVP}_{\text{TH}} + \frac{\text{R8 x OVP}_{\text{TH}}}{\text{R9}}$$

$$V_{INMIN} = UVLO_{TH} + \left[R10 \times \left(UVLO_{BIAS} + \frac{UVLO_{TH}}{R11}\right)\right]$$

Also in these two formulas, the respective low value including the threshold hysteresis is calculated by using (UVLO $_{TH}$ -UV-LO $_{HYS}$) instead of UVLO $_{TH}$ and (OVP $_{TH}$ -OVP $_{HYS}$) instead of OVP $_{TH}$. The worst case thresholds, over the operating temperature range, can be calculated using the respective minimum and maximum values in bold font in the *Electrical Characteristics* .

Option C: The OVP function can be disabled by grounding the OVP pin. The UVLO thresholds are set as described in Option B.

POWER GOOD INDICATOR

A resistor between a supply voltage and the nPGD pin limits the current into the nPGD pin in a logic low condition. A nPGD pin sink current in the range of 1 mA to 5 mA is recommended. The example in Figure 11 connects the nPGD pull-up resistor R4 to the VIN pin. Any positive supply voltage less than 65V may be used instead of $\rm V_{IN}$.




FIGURE 11. Circuitry at the nPGD Pin

INPUT BYPASS CAPACITOR

Some input capacitance from the VIN pin to the GND pin may be necessary to filter noise and voltage spikes from the $V_{\rm IN}$ rail. If the current through Q1 in *Figure 1* is very large a sudden shutdown of Q1 will cause an inductive kick across the line input and pc board trace inductance which could damage the LM5060. In order to protect the VIN pin as well as SENSE,

OVP, UVLO, and nPGD pins from harm, a larger bulk capacitor from VIN to GND may be needed to reduce the amplitude of the voltage spikes. Protection diodes or surge suppressors may also be used to limit the exposure of the LM5060 pins to voltages below their maximum operating ratings.

THERMAL CONSIDERATIONS

In normal operation the LM5060 dissipates very little power so that thermal design may not be very critical. The power dissipation is typically the 2 mA input current times the input voltage. If the application is driving a large capacitive load application, upon shutdown of the LM5060, the load capacitor may partially, or fully, discharge back through the LM5060 circuitry if no other loads consume the energy of the precharged load capacitor. One application example where energy is dissipated by the LM5060 is a motor drive application with a large capacitor load. When the LM5060 is turned off, the motor might also turn off such that total residual energy in the load capacitor is conducted through the OUT pin to ground. The power dissipated within the LM5060 is determined by the discharge current of 80 mA and the voltage on the load capacitor.

LARGE LOAD CAPACITANCE

Figure 12 shows an application with a large load capacitance C_L . Assume a worst case turn off scenario where Vin remains at the same voltage as C_L and R_L is a high impedance. The body diode of Q1 will not conduct any current and all the charge on C_L is dissipated through the LM5060 internal circuitry. The dotted line in Figure 12 shows the path of this current flow. Initially the power dissipated by the LM5060 is calculated with the formula:

$$P = I_{GATE-FLT} \times V_{OUT}$$

Where $I_{GATE\text{-}FLT}$ is the sink current of the LM5060 gate control. In applications with a high input voltage and very large output capacitance, the discharge current can be limited by an additional discharge resistor R_O in series with the OUT pin as shown in *Figure 13*. This resistor will influence the current limit threshold, so the value of R_S will need to be readjusted.




FIGURE 12. Discharge Path of Possible Load Capacitor

In applications exposed to reverse polarity on the input and a large load capacitance on the output, a current limiting resistor in series with the OUT pin is required to protect the LM5060 OUT pin from reverse currents exceeding 25 mA. Figure 13 shows the resistor $R_{\rm O}$ in the trace to the OUT pin.




FIGURE 13. Current Limiting Resistor R_O for Special Cases

If a $\rm R_{\rm O}$ resistor in the OUT path is used, the current sensing will become less accurate since $\rm R_{\rm O}$ has some variability as well as the current into the OUT pin. The OUT pin current is specified in the *Electrical Characteristics* section as $\rm I_{\rm OUT-EN-}$ A $\rm R_{\rm O}$ resistor design compromise for protection of the OUT pin and a maintaining $\rm V_{\rm DS}$ sensing accuracy can be achieved. See the *REVERSE POLARITY PROTECTION WITH A RESISTOR* for more details on how to calculate a reasonable $\rm R_{\rm O}$ value.

REVERSE POLARITY PROTECTION WITH DIODES

Figure 14 shows the LM5060 in an automotive application with reverse polarity protection. The second N-channel MOS-FET Q2 is used to prevent the body diode of Q1 from conducting in a reverse V_{IN} polarity situation. The zener diode D3 is used to limit V., voltage transients which will occur when Q1 and Q2 are shut off quickly. In some applications the inductive kick is handled by input capacitors and D3 can be omitted. In reverse polarity protected applications, the input capacitors will see the reverse voltage. To avoid stressing input capacitors with reverse polarity, a transorb circuit implemented with D3 and D2 may be used. Diode D1 in Figure 14 protects the VIN pin in the event of reverse polarity. The resistor R1 protects the GATE pin from reverse currents exceeding 25 mA in the reverse polarity situation. This GATE resistor would slow down the shutdown of Q1 and Q2 dramatically. To prevent a slow turn off in fault conditions. D5 is added to bypass the current limiting resistor R1. When Q1 and Q2 are turned on, R1 does not cause any delay because the GATE pin is driven with a 24 µA current source. D6, Q3 and R2 protect Q2 from V_{GS} damage in the event of reverse input polarity. Diodes D5 and D7 are only necessary if the output load is highly capacitive. Such a capacitive load in combination with a high reverse polarity input voltage condition can exceed the power rating of the internal zener diode between OUT pin and GATE pin as well as the internal diode between the OUT pin and SENSE pin. External diodes D5 and D7 should be used in reverse polarity protected applications with large capacitive loads.

Figure 14 Example Circuit Specification					
Operating Voltage Range	9V – 24V				
Current max	30A				
OVP setting	27V typical				
UVLO setting	9V typical				

www.DataSheet4U.com




FIGURE 14. Application with Reverse Polarity Protection with Diodes for OUT Pin Protection

REVERSE POLARITY PROTECTION WITH A RESISTOR

An alternative to using external diodes to protect the LM5060 OUT pin in the reverse polarity input condition is a resistor in series with the OUT pin. Adding an OUT pin resistor may require modification of the resistor in series with the SENSE pin. A resistor in series with the OUT pin will limit the current through the internal zener diode between OUT and GATE as

well as through the diode between OUT and SENSE. The value of these resistors should be calculated to limit the current through the diode across the input terminals of the $V_{\rm DS}$ fault comparator to be no more than 4 mA. Figure 15 shows the internal circuitry relevant for calculating the values of the resistor ${\rm R}_{\rm O}$ in the OUT path to limit the current into the OUT pin to 4 mA.




FIGURE 15. Current Limiting Resistor for Negative SENSE Condition

When calculating the minimum $\rm R_{\rm O}$ resistor required to limit the current into the OUT pin, the internal current sources of 8 μA and 16 μA may be neglected. The following formulas can be used to calculate the resistor value $\rm R_{\rm O(MIN)}$ which is necessary to keep the $\rm I_{\rm O}$ current to less than 4 mÅ.

Case A for situations where $V_{OUT} > V_{IN}$ and reverse polarity situation is present. See *Figure 15*. V_{IN} is negative, but the voltage at the SENSE pin can roughly be assumed to be 0.0V due to the internal diode from the SENSE pin to GND.

$$R_{O(MIN)} = \frac{V_{OUT} - (4 \text{ mA x } 1.5 \text{ k}\Omega)}{4 \text{ mA}}$$

In this case, $V_{\rm IN}$ also has to be limited to a negative voltage so that reverse current through the SENSE pin does not exceed 25 mA.

$$R_{S(MIN)} = \frac{V_{IN}}{25 \text{ mA}}$$




FIGURE 16. Current Limiting Resistor in the OUT Path for OUT > SENSE Condition

Case B for situations where $V_{OUT} > V_{IN}$ and there is no reverse polarity situation present. See *Figure 16*. V_{IN} is positive and V_{OUT} is also positive, but V_{OUT} is higher than V_{IN} :

$$R_{O(MIN)} = \frac{(V_{OUT} - V_{IN})}{4 \text{ mA}} - (R_S + 1.5 \text{ k}\Omega)$$

In this case the voltage on the SENSE pin should not exceed 65V.

Case C for situations where $V_{OUT} < V_{IN}$ and both V_{IN} and V_{OUT} are positive as well. In such cases there is no risk of excessive OUT pin current. No current limiting resistors are necessary. Both the SENSE and OUT voltages should be limited to less than 65V.




FIGURE 17. Current Limiting Resistor for Negative OUT Conditions

Case D for situations where $V_{OUT} < V_{IN}$, while V_{OUT} is negative and V_{IN} is positive. See *Figure 17*. R_O needs to be selected to protect the OUT pin from currents exceeding 25 mA.

$$R_{O(MIN)} = \frac{V_{OUT}}{25 \text{ mA}}$$

FAULT DETECTION WITH R_S AND R_O

Figure 18 shows an example circuit where the OUT pin is protected against a reverse battery situation with a current limiting resistor $R_{\rm O}$. When using resistor $R_{\rm O}$ in the OUT pin path, the resistor $R_{\rm S}$ has to be selected taking the $R_{\rm O}$ resistor

into account. The LM5060 monitors the V_{DS} voltage of an external N-Channel MOSFET. The V_{DS} fault detection voltage is the drain to source voltage threshold (V_{DSTH}). The formula below calculates a proper R_S resistor value for a desired V_{DSTH} taking into account the voltage drop across the R_O resistor.

$$R_S = \frac{V_{DSTH}}{I_{SENSE}} + \frac{R_O \ x \ I_{OUT\text{-}EN}}{I_{SENSE}} - \frac{V_{OFFSET}}{I_{SENSE}}$$

 $V_{\sf OFFSET}$ is the offset voltage between the SENSE pin and the OUT pin, $I_{\sf SENSE}$ is the threshold programming current, and

 $I_{\text{OUT-EN}}$ is the OUT pin bias current. When R_{S} and R_{O} have been selected, the following formula can be used for V_{DSTH} min and max calculations:

$$V_{DSTH} = I_{SENSE} x \left(R_S - \frac{R_O}{I_{RATIO}}\right) + V_{OFFSET}$$

The MOSFET drain-to-source current threshold is:

$$I_{DSTH} = \frac{V_{DSTH}}{R_{DS(ON)}}$$

Where $R_{DS(ON)}$ is the on resistance of the pass element Q1 in Figure 1

CIRCUIT EXAMPLE OF REVERSE POLARITY PROTECTION WITH RESISTOR

Figure 18 shows an example circuit which is protected against reverse polarity using resistor R8 instead of the diodes D5 and D7 of Figure 14.

Figure 14 Example Circuit Specification					
Operating Voltage Range	9V – 24V				
Current max	30A				
OVP setting	27V typical				
UVLO setting	9V typical				





FIGURE 18. Application with Reverse Polarity Protection with a Resistor for OUT Pin Protection

www.DataSheet4U.com

Physical Dimensions inches (millimeters) unless otherwise noted



CONTROLLING DIMENSION IS INCH VALUES IN [] ARE MILLIMETERS DIMENSIONS IN () FOR REFERENCE ONLY

MUB10A (Rev B)

10-Lead MSOP Package NS Package Number MUB10A

www.DataSheet4U.com

23

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pro	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
Wireless (PLL/VCO)	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com