

LM604A/LM604 4 Channel Mux-Amp

General Description

Block Diagram

The LM604 Mux-Amp is an op-amp with four selectable differential inputs, combining the functions of a multiplexer with an op-amp. The LM604 can select, buffer, and amplify one of four different input signals, providing a complete system for multiplexing analog signals. It also has the unique Bi-State output which allows two or more Mux-Amps to be connected together at their outputs to increase the number of multiplexed channels. Channel selection and the Bi-State output are controlled by internal logic that interfaces directly to a microprocessor. Besides these unique features, the LM604 has excellent AC and DC op-amp specifications and is internally compensated.

Applications include signal multiplexing and linear circuits that are controlled by digital signals (i.e., programmable gain blocks, filters, and other op-amp circuits).

Features

- Multiplexes four differential input channels to a single op-amp
- Easy to interface to microprocessor, or operates "stand alone"
- Bi-State output: Operates in two states, Active and Disabled. When disabled, it becomes a high impedance.

Wide operating voltage range		
single supply	4V	to 32V
split supply	±2V to	±16V
Wide input common mode range	V- to V+	- 1V
Fast channel to channel switching time		5 µ s

■ Output will drive a 600Ω load



Α	В	WR	CS	Channel
0	0	0	0	1
0	1	0	0	2
1	0	0	0	3
1	1	0	0	4
X	х	Х	1	Unchanged
X	х	1	Х	Unchanged

Bi-State Output Control

EN	WR	CS	Output State
0	0	0	Enabled
1	0	0	Disabled, High Z
х	Х	1	Unchanged
х	1	х	Unchanged

Order Number LM604AMJ, LM604IJ, LM604IN, LM604ACN, LM604CN, LM604ACM, or LM604CM See NS Package Number J18A, N18A or M20B

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	36V or ±18V
Differential Input Voltage	± Supply Voltage
Input Voltage Range	± Supply Voltage
Output Short Circuit to Gnd	Continuous (Note 1)
ESD Tolerance ($C_{ZAP} = 120 \text{ pF}$, $R_{ZAP} = 1500\Omega$)	2,000V
Lead Temperature (Soldering, 5 sec.)	300°C
Storage Temperature Range	-65°C to 150°C

Operating Ambient			
Temperature Range			
LM604AM		–55°C ≤ T	A ≤ 125°C
LM6041		40°C ≤	T _A ≤ 85°C
LM604AC, LM604C		0°C ≤	T _A ≤ 70°C
	J Pkg.	M Pkg.	N Pkg.
Power Dissipation (Note 2)	1,600 mW	1,500 mW	1,900 mW
TJMAX	150°C	150°C	150°C
$\theta_{\rm JA}$ (Typical,	75°C/W	83°C/W	65°C/W
Board Mounted)			

DC Electrical Characteristics V_{SUPPLY} = ±15V (Note 3)

			LM604AM		LM6041		LM604AC LM604C			
Parameter	Conditi	ons	Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	Units (Limit)
Input Offset Voltage (V _{OS})	$R_{\rm S} = 10 {\rm k}\Omega$	LM604 LM604A	1.0 0.5	1.0 3.0		3.0	5.0	3.0 1.0	5.0 3.0	mV (Max)
V _{OS} Temperature Drift			5.5							μV/°C
Input Offset Current (I _{OS})			2	10 12		10	12	10	12	nA (Max)
I _{OS} Temperature Drift			10							pA/℃
Input Bias Current (I _B)		LM604 LM604A	50 30	50 60		80	100	80 50	100 60	nA (Max)
I _B Temperature Drift			55							рА/⁰С
Input Common Mode Voltage Range		Upper Limit Lower Limit	14.0 15.0	13.5 13.0 – 15.0 – 15.0		13.5 15.0	13.0 - 15.0	13.5 15.0	13.0 - 15.0	V (Min) V (Max)
Input Resistance			1.0							Meg Ω
Output Voltage R Swing	$R_{L} = 10 k\Omega$	Upper Limit	13.4	13.0 12.5		13.0	12.5	13.0	12.5	V (Min)
		Lower Limit	-14.2	13.8 13.3		- 13.8	~ 13.3	-13.8	- 13.3	V (Max)
R	$R_L = 600\Omega$	Upper Limit	12.7	12.3 10.0		12.3	10.0	12.3	10.0	V (Min)
		Lower Limit	- 12.6	- 12.2 - 11.7		- 12.2	- 11.7	- 12.2	- 11.7	V (Max)
Large Signal V Voltage Gain	$V_{OUT} = \pm 10V$	$R_L = 2 k\Omega$	200	50 25		50	25	50	25	V/mV (Min)
		$R_L = 600 \Omega$	200	50 25		50	25	50	25	
Common Mode V Rejection Ratio	$V_{\rm CM} = -15.0V$	to 13.5V	100	80 70		80	70	80	70	dB (Min)

DC Electric	cal Characteristics V _{SUF}	$PPLY = \pm 1$	5V (Note	3)					
			LM604AM		LM	6041	LM604AC LM604C		
Parameter	Conditions	Typical	l Testec Limit (Note 4	Design Limit	Tested Limit (Note 4	Design Limit (Note 5)	Tested Limit (Note 4	Design Limit (Note 5)	Units (Limit)
Power Supply Rejection Ratio	$V_{\text{SUPPLY}} = \pm 5.0 \text{V to } \pm 16.0 \text{V}$	100	80 70		80	70	80	70	dB (Min)
Output Short Circuit Current		±35	±50 ±60		± 50	±60	±50	±60	mA (Max)
Output Leakage Current	V _{OUT} = -13.5V to 13.0V Bi-State Output Disabled	4.0	10.0 20.0		10.0	20.0	10.0	20.0	μA (Max)
Output Capacitance	Bi-State Output Disabled See <i>Figure 1</i>	10							pF
Supply Current		7.0	9.0 10.0		9.0	10.0	9.0	10.0	mA (Max)
AC Electric	cal Characteristics v _{sur}	$p_{LY} = \pm 1$	5V (Note	3)					
			LM60	94AM	LM6	041	LM60 LM6	4AC 04C	
Parameter	Conditions	Typicai	Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	(Limit)
Slew Rate	$A_V = 1, R_L = 2 k\Omega$	3.0	2.0 1.5		2.0	1.5	2.0	1.5	V/μs (Min)
Gain Bandwidth Product	f = 100 kHz	7.0	6.0 3.0		6.0	3.0	6.0	3.0	MHz (Min)
Unity Gain Frequency		3.0		2.5	_	2.5		2.5	MHz (Min)
Phase Margin	$R_L = 2 k\Omega, C_L = 200 pF$	50							Degrees
Settling Time to 0.1% of Final Value	$A_V = -1$, $V_{OUT} = -5.0V$ to 5.0V $R_L = 2 k\Omega$	4.0							μs
Channel Switching Time	See Figure 2 t _{SW1}	4.0	5.5 6.5		5.5	6.5	5.5	6.5	μs (Max)
	tsw2	5.0		6.5		6.5		6.5	
Channel to Channel Isolation	$R_{S} = 10 k\Omega, f = 10 kHz$ $V_{IN} = 10.0V_{p-p}$	100							dB
Input Noise Voltage	$R_S = 100 \Omega$, f = 1 kHz	20							nV/√Hz
Input Noise Current	f = 1 kHz	0.3							pA/√Hz
Mux-Amp Enable Time	See <i>Figure 3</i> t _{EN1}	3.0	4.0 5.0		4.0	5.0	4.0	5.0	μs (Max)
	ten2	4.0		5.5		5.5		5.5	
Mux-Amp Disable Time (t _{DIS})	See Figure 3	1.0	2.0 3.0		2.0	3.0	2.0	3.0	μs (Max)

				LM604AM		LM6041		LM604AC LM604C		11-14-1
Parameter	Conditions		Typical	Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	(Limit)
Input Offset Voltage	$R_{S} = 10 k\Omega$ $V_{OUT} = 2.0V$	LM604 LM604A	1.0 0.5	1.0 3.0		3.0	5.0	3.0 1.0	5.0 3.0	mV (Max)
Input Offset Current	V _{OUT} = 2.0V		3.0	10 18		10	18	10	18	nA (Max)
Input Bias Current	V _{OUT} = 2.0V	LM604 LM604A	70 50	80 1 1 0		130	150	130 80	150 110	nA (Max)
Input Common Mode	V _{OUT} = 2.0V	Upper Limit	4.0	3.5 3.0		3.5	3.0	3.5	3.0	V (Min)
Voltage Range		Lower Limit	0	0		0	0	0	0	
Output Voltage Swing	$R_L = 10 k\Omega$	Upper Limit	3.5	3.2 3.0		3.2	3.0	3.2	3.0	V (Min)
		Lower Limit	0.5	0.7 0.8		0.7	0.8	0.7	0.8	V (Max)
	$R_L = 600\Omega$	Upper Limit	3.3	3.0 2.8		3.0	2.8	3.0	2.8	V (Min)
		Lower Limit	0.4	0.6 0.7		0.6	0.7	0.6	0.7	V (Max)
Large Signal Voltage	V _{OUT} = 0.8V to 2.8V	$R_L = 2 k\Omega$	200		50 25		50 25		50 25	V/mV (Min)
Gain		R _L 600Ω	200		50 25		50 25		50 25	
Common Mode Rejection Ratio	$V_{CM} = 0V \text{ to } 3.5V$ $V_{OUT} = 2.0V$		100	80 70		80	70	80	70	dB (Min)
Power Supply Rejection Ratio	$V^+ = 4.0V \text{ to } 5.0V$ Volt = 2.0V	-	100	80 70		80	70	80	70	dB (Min)



FIGURE 1. Output Capacitance Test

—
2
-
o
0
4
'n.
-
_
2
-
G,
0
~

Digital Input Electrical Characteristics Vering x = ±15V (Note 6)

	Conditions	Typical	LM604AM		LM6041		LM604AC LM604C		Unite
Parameter			Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	Tested Limit (Note 4)	Design Limit (Note 5)	(Limit)
Vinhi			1.8 2.0		1.8	2.0	1.8	2.0	V (Min)
VINLO			1.0 0.8		1.0	0.8	1.0	0.8	V (Max)
I _{INHI}			5.0 10.0		5.0	10.0	5.0	10.0	μA (Max)
IINLO			5.0 10.0		5.0	10.0	5.0	10.0	μA (Max)
Minimum Pulse Width for WR & CS				100		100		100	ns (Min)
Minimum Set-Up Time (t _S)	See Figures 3 and 5			100		100		100	ns (Min)
Minimum Hold Time (t _H)	See <i>Figures 3</i> and 5			50		50		50	ns (Min)
Input Capacitance		5							рF

Note 1: Applies to both single and split supply operation. Continuous short circuit operation can result in exceeding the maximum allowed junction temperature. Note 2: When operating at T_A > 25°C, the maximum power dissipation must be derated based on θ_{JA} .

Note 3: Unless specified otherwise, all limits are guaranteed for $T_A = T_J = 25^{\circ}$ C, $V_{CM} = 0$ V, $V_{OUT} = 0$ V, and $R_L > 1$ Meg Ω . Boldface limits apply at 0° C $\leq T_J \leq 70^{\circ}$ C for LM604AC and LM604C, -40° C $\leq T_J \leq 85^{\circ}$ C for LM604I, and -55° C $\leq T_J 125^{\circ}$ C for LM604AM.

Note 4: Guaranteed and 100% production tested.

Note 5: Guaranteed but not 100% production tested. These numbers are not used to calculate outgoing quality levels.

Note 6: Unless specified otherwise, all units are guaranteed at T_A = T_J = 25°C. Boldface limits apply at the junction temperature extremes specified in note 3. Input voltage levels are with respect to digital ground (pin 4) which must be at least 4.0V below V+.







TL/H/9131-8









2-426

Functional Description INPUT CHANNEL SELECTION

The LM604 contains four differential input channels that are selected one at a time. An input is selected by writing its binary code to pins A and B when \overline{CS} and \overline{WR} are a logic 0, see block diagram. The LM604 always has one of its inputs selected. In order to isolate all four channels from the output, the Bi-State output can be disabled.

Figure 5 illustrates how the LM604 switches from one channel to another. The switching begins on the falling edge of \overline{WR} if A and B are valid before \overline{WR} is a logic 0, or when A and B become valid while \overline{WR} is a logic 0. In either case, the channel switching time (t_{SW2}) remains the same. If a channel is to remain selected, its binary code must be valid during the rising edge of \overline{WR} as specified by t_S and t_H .

Channel switching time is specified by t_{SW1} and t_{SW2} as shown in *Figure 2*. t_{SW1} is the time it takes the output to first reach its new value, and t_{SW2} is the time it takes the output to settle to within 0.1% of its new value. Clearly, t_{SW2} is a more useful parameter for specifying switching time, but it is difficult to test on a production basis. Therefore, t_{SW1} is tested and this allows t_{SW2} to be guaranteed. Channel switching time will vary as a function of how far the output swings to reach its new value. This is shown in *Figure 6* where t_{SW2} is plotted as a function of output voltage swing (ΔV_{OUT}).



 $\Delta V_{OUT} = V_{OUT} \text{ (Selected Channel)} - V_{OUT} \text{ (Previous Channel)}$ FIGURE 6. t_{SW2} vs ΔV_{OUT}

BI-STATE OUTPUT

The Bi-State output can be either enabled (on) or disabled (off). When disabled, the output becomes a high impedance load that can be driven by another output stage. This allows several Mux-Amps to be connected together at their outputs by having only one output enabled at one time. Thus, several Mux-Amps can be in parallel to the same output to increase the number of multiplexed channels. The Bi-State output is controlled by \overline{EN} when \overline{CS} and \overline{WR} are a logic 0, see block diagram.

When the output is disabled and driven by another output, it behaves like a small capacitive load with a few microamps of leakage current. The data sheet specifies this with the parameters "Output Capacitance" and "Output Leakage Current". Both parameters vary with temperature, as shown in *Figure 7*.



FIGURE 7. ILEAKAGE and COUT vs Temperature

Figure 8 illustrates switching between two Mux-Amps that are connected in parallel to the same output. Switching begins on the falling edge of WR if the EN signals are correctly set before WR is a logic 0, or when the EN signals become valid while WR is a logic 0. The Bi-State output takes less time to become disabled than it does to become enabled, and this insures the outputs are switched in a "break before make" method. If an in output is to remain enabled or disabled after WR becomes a logic 1, EN must be valid during the rising edge of WR as specified by ts and t_H. Note that when a Mux-Amp has its output enabled, the binary code for the selected input channel must also be written.

Bi-State output enable time (t_{EN1} and t_{EN2}) and disable time (t_{DIS}) are defined in *Figure 3.* t_{EN1} is the time it takes the output to first reach its enabled value (V_{EN}), and t_{EN2} is the time it takes the output to settle to within 0.1% of V_{EN}. As with channel switching time, t_{EN1} is a tested parameter that allows t_{EN2} to be guaranteed. t_{DIS} is the time it takes the output to become a high impedance. Output enable time will vary according to how far the output swings from V_{DIS} to V_{EN}, and this is plotted in *Figure 9*.

Functional Description (Continued)



FIGURE 8. Timing Diagram for Switching Bi-State Outputs



TL/H/9131-16

FIGURE 9. tEN2 vs ΔVOUT

DIGITAL CONTROL

As mentioned in the previous sections, the input channels and Bi-State output are controlled by logic levels on pins A, B, and EN. There are two ways to apply logic levels to these pins. 1) Hardwire WR and CS directly to digital ground so that the LM604 operates in a "stand alone" mode. This allows input logic levels to directly control the LM604. 2) Write digital signals to A, B, and EN as shown in the timing diagrams of Figures 5 and 8. This method is used when the LM604 interfaces to a microprocessor. Note that CS and WR can occur simultaneously, so set-up and hold times are not required for CS. Also, notice that WR must remain a logic 1 during the hold time period.

TL/H/9131-15

Input logic levels are referenced to a 1.4V threshold voltage, making the LM604 compatible with TTL and CMOS logic. This threshold voltage is referenced to digital ground. The voltage level of digital ground can be as low as V- (pin 15) and as high as 4V below V+ (pin 5).

Application Hints

USING MULTIPLE FEEDBACK LOOPS

Each input channel of the LM604 is used as a single opamp with its own feedback loop. Two examples of this are circuits with multiple inverting gain channels and non-inverting gain channels (*Figure 10*). These circuits have multiple feedback loops connected to the same output with one feedback loop connected to a selected channel and the others connected to "off" channels. The feedback loop of the selected channel determines the gain of these circuits. The off channel feedback loops affect these circuits in two ways. 1) They create an additional load at the output. 2) Feedback loops for inverting gain channels provide feedthrough paths from the inputs of the off channels to the output.

In *Figure 10*, the loading affect of multiple feedback loops is given in terms of current flowing through the feedback loops (I_F) . In circuits with non-inverting gain channels, I_F is a function of V_{OUT} and the resistance of the feedback loops. In circuits with inverting gain channels, I_F is different for each channel selected because it is also a function of the off channel input voltages. This additional loading must be accounted for when designing Mux-Amp circuits. Otherwise, the output load resistance will be less than anticipated.





Figure 11 illustrates feedthrough in an off inverting gain channel. Feedthrough occurs because the feedback resistors and the Mux-Amp output impedance (r_o) form a voltage divider. This divider allows a portion of the off channel's input signal to appear at the output. The amount of signal that feeds through depends on the ratio of output impedance to feedback loop resistance. Output impedance varies according to Mux-Amp gain (gain of the selected channel) and the frequency of the feedthrough signal. This variation must be considered when calculating feedthrough, and it is plotted in the "Typical Device Characteristics" section.



 $V_{OUT} = V_{IN} \left(\frac{r_0}{B1 + B2 + r_0} \right)$





12/11/9131-18

Channel	٧o	IF
1	$-V1\left(\frac{R2}{R1}\right)$	$\frac{V_{o}}{R2} + \frac{V_{o} - V2}{R3 + R4} + \frac{V_{o} - V3}{R5 + R6} + \frac{V_{o} - V4}{R7 + R8}$
2	$-V2\left(\frac{R4}{R3}\right)$	$\frac{V_{o}}{R4} + \frac{V_{o} - V1}{R1 + R2} + \frac{V_{o} - V3}{R5 + R6} + \frac{V_{o} - V4}{R7 + R8}$
3	$-V3\left(\frac{R6}{R5}\right)$	$\frac{V_{o}}{R6} + \frac{V_{o} - V1}{R1 + R2} + \frac{V_{o} - V2}{R3 + R4} + \frac{V_{o} - V4}{R7 + R8}$
4	$-V4\left(\frac{R8}{R7}\right)$	$\frac{V_{o}}{R8} + \frac{V_{o} - V1}{R1 + R2} + \frac{V_{o} - V2}{R3 + R4} + \frac{V_{o} - V3}{R5 + R6}$



Multiple Non-Inverting Gain Channels

FIGURE 10. Circuits Using Multiple Inverting and Non-Inverting Gain Channels

Application Hints (Continued) INPUT CHARGE INJECTION

When the Mux-Amp switches channels, charge is injected from the inputs of the selected and previous channels, see *Figure 12.* This causes a positive error voltage at the input of the selected channel and a negative voltage at the previous channel. The amplitude of this error voltage equals $Q_{\rm INJ}/C_{\rm IN}$, where $C_{\rm IN}$ is the total capacitance at the input and $Q_{\rm INJ}$ is the charge injected. As plotted in *Figure 13*, $Q_{\rm INJ}$ increases proportionally with the difference in voltage between a channel's input common mode voltage and the negative supply. The RC time constant of $C_{\rm IN}$ times resistance seen from the input.



TL/H/9131-20

FIGURE 12. Error Voltage From Input Charge Injection



MAXIMUM OUTPUT LOAD CONDITIONS

The Mux-Amp is guaranteed to drive a 600Ω load as specified over its entire operating range. Reducing the load resistance below this value may cause the output to current

limit. It may also cause the junction temperature limit to be exceeded when operating the part near its maximum ambient temperature.

The Mux-Amp is unconditionally stable with as much as 500 pF connected from the output to ground. If the output is required to drive a larger capacitive load, the Mux-Amp may need to operate with at least a gain of 10. Otherwise, it may become unstable when sinking current.

DIGITAL FEEDTHROUGH

When interfacing the Mux-Amp to a microprocessor, pins A, B, EN, and WR are connected to an address bus where high frequency digital signals are present. The fast edges of these signals can propagate into the Mux-Amp's analog signal path, causing fast transients to appear at the output. To avoid this problem, the following precautions should be taken.

1) Analog and digital ground must be kept separate. They can only be connected together back at the power supply or supply bus.

2) Bypass capacitors should have low inductance to prevent noise spikes on the voltage supply pins. A ceramic disc capacitor of 0.1 μ F is usually sufficient.

3) All lead lengths should be kept short to prevent them from picking up digital signals.

By using these rules, digital signals can be attenuated at the input channels by typically 100 dB.

Lab measurements have shown a minimum digital feedthrough signal of 2 mV occurs at the output even when the best layout precautions are taken. This is fine for many applications, but to completely eliminate digital feedthrough, any signals coming directly from the bus must be sent to the Mux-Amp via a Tri-State buffer, see *Figure 14*. This isolates the Mux-Amp's digital pins from the address bus to prevent pin to pin feedthrough. CS can be used to enable the Tri-State buffers when signals are sent to the Mux-Amp from the address bus.



FIGURE 14. Isolating Mux-Amp from Address Bus by Using a Tri-State Buffer

