# SHARP

# LM64K83
## Passive Matrix LCD Unit

## FEATURES

- Display Format:  640 (W) × 480 (H)

- Overall Dimensions:
  253 (W) × 174 (H) × 7 max (D) mm

- Active Area:  196 (W) × 147.6 (H) mm

- Viewing Mode:  Transflective

- Dot Pictch:  0.27 (W) × 0.27 (H) mm

## DESCRIPTION

The SHARP LM64K83 is a 640 × 480 dot display unit consisting of an LCD panel, Printed Wiring Board (PWB) with electric components mounted on it, Tape Automated Bonding (TAB) to connect the LCD panel and PWB electrically, and a plastic chassis with a CCFT backlight and bezel to fit them mechanically.



**Figure 1.   LM64K83 Construction**

Figure 2.     **LM64K83 Block Diagram**

The diagram contains the following labels:

CPU

CONTROL LSI

RAM

DU0 - DU3

DU0 - DL3

CP2

CP1

S

DISP

M

MG

SEG DRIVERS (UPPER)

COM DRIVERS

640 x 480 LCD PANEL

SEG DRIVERS (LOWER)

CCFT B/L

INVERTER

BG

$V_{DD}$, $V_{SS}$, $V_{EE}$

**NOTES:**
MG = M Generator Circuit
BG = Bias Generator Circuit

5004-12

## MECHANICAL SPECIFICATIONS

| PARAMETER | SPECIFICATIONS | UNIT | NOTE |
|---|---|---|---|
| Outline Dimensions | 253 (W) × 174 (H) × 7 max (D) | mm | 1 |
| Active Area | 196 (W) × 147.6 (H) | mm | − |
| Display Format | 640 (W) × 480 (H) Full Dot | − | − |
| Dot Size | 0.27 (W) × 0.27 (H) | mm | − |
| Dot Spacing | 0.03 | mm | − |
| Dot Color | Black | − | 2, 3 |
| Background Color | White | − | 2, 3 |
| Weight | Approximately 340 | g | − |

**NOTES:**

1. Excludes the mounting tabs.
2. Due to the characteristics of the LC material, the colors vary with environmental temperature.
3. Positive-type display (Transflective):
   Display data 'H': Dots ON:  Black
   Display data 'L': Dots OFF:  White

## ABSOLUTE MAXIMUM RATINGS ($t_A$ = 25°C)

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
|---|---|---|---|---|
| $V_{DD} - V_{SS}$ | Supply Voltage (Logic) | 0 | 6.0 | V |
| $V_{DD} - V_{EE}$ | Supply Voltage (LCD Drive) | 0 | 30.0 | V |
| $V_{IN}$ | Input Voltage | 0 | $V_{DD}$ | V |

## ENVIRONMENTAL CONDITIONS

| ITEM | Tstg | | Topr | | CONDITION | NOTE |
|---|---|---|---|---|---|---|
| | MIN. | MAX. | MIN. | MAX. | | |
| Ambient Temperature | −25°C | +60°C | 0°C | +45°C | − | 1 |
| Humidity | | − | | | No condensation | 2 |
| Vibration | | − | | | 3 Directions (X/Y/Z) | 3 |
| Shock | | − | | | 6 Directions ( ±X ±Y ±Z) | 4 |

**NOTES:**

1. Do not subject the LCD Unit to temperatures out of this specification.
2. $t_A \le 40$°C, 95% RH maximum.
   $t_A > 40$°C, Absolute humidity shall be less than $t_A = 40$°C at 95% RH.
3. These test conditions are in accordance with 'IEC 68-2-6' as shown in the following table
   (two hours for each direction of X/Y/Z (six hours total)):

| Frequency | 10 Hz to 57 Hz | 57 Hz to 500 Hz |
|---|---|---|
| Vibration Level | − | 9.8 m/s$^2$ (1 G) |
| Vibration Width | 0.075 mm | − |
| Interval | 5 Hz to 500 Hz to 5 Hz/11 mm | |

4. Acceleration: 490 m/s$^2$ (50 G)
   Pulse width: 11 ms
   Three times for each direction of ±X/±Y/±Z.

## ELECTRICAL CHARACTERISTICS ($t_A$ = 25°C, $V_{DD}$ = 5 V ±5%)

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT | CONDITION | NOTE |
|---|---|---|---|---|---|---|---|
| $V_{DD} - V_{SS}$ | Supply Voltage (Logic) | 4.75 | 5.0 | 5.25 | V | – | – |
| $V_{EE} - V_{SS}$ | Supply Voltage (LCD Drive) | −22.5 | −17.6 | −13.4 | V | – | 1, 2 |
| $V_{IN}$ | Input Signal Voltage | 0.8 $V_{DD}$ | – | $V_{DD}$ | V | 'H' Level | – |
| | | 0 | – | 0.2 $V_{DD}$ | V | 'L' Level | – |
| $I_{IL}$ | Input Leakage Voltage | – | – | 250 | μA | 'H' Level | – |
| | | −250 | – | – | μA | 'L' Level | – |
| $I_{DD}$ | Supply Voltage (Logic) | – | 22 | 33 | mA | – | 3 |
| $I_{EE}$ | Supply Voltage (LCD Drive) | – | 18 | 27 | mA | | |
| $P_D$ | Power Consumption | – | 430 | 650 | mW | | |

**NOTES:**

1.  The viewing angle θ at which the optimum contrast is obtained can be set by adjusting $V_{EE} - V_{SS}$. Refer to Figure 7 for the definition of θ.

2.  Maximum and minimum values are specified as the maximum and minimum voltage within the operating temperature range (0 to 45°C). Typical values are specified as the typical voltage at 25°C.

3.  Display high frequency pattern: $V_{DD}$ = 5 V, $V_{EE} - V_{SS}$ = −17.6 V, frame frequency = 85 Hz, display pattern = 1-bit checker (Figure 3).



**Figure 3. Display High Frequency Pattern**

## INPUT CAPACITANCE

| SIGNAL | INPUT CAPACITANCE (TYPICAL) |
|---|---|
| S | 40 pF |
| CP1, DISP | 250 pF |
| CP2 | 200 pF |
| $DU_0 - DU_3$ | 200 pF |
| $DU_0 - DL_3$ | 200 pF |

# INTERFACE SIGNALS

## LCD [1]

| PIN NUMBER [2] | SYMBOL | DESCRIPTION | LEVEL |
|---|---|---|---|
| 1 | S | Scan Start-Up Signal | 'H' |
| 2 | CP1 | Input Data Latch Signal | 'H' → 'L' |
| 3 | CP2 | Data Input Clock Signal | 'H' → 'L' |
| 4 | DISP | Display Control Signal | Display on . . 'H' Display off . . 'L' |
| 5 | $V_{DD}$ | Power Supply for Logic and LCD (+5 V) | – |
| 6 | $V_{SS}$ | Ground Potential | – |
| 7 | $V_{EE}$ | Power Supply for LCD (–) | – |
| 8 | $DU_0$ | Display Data Signal (Upper Half) | H (ON), L (OFF) |
| 9 | $DU_1$ | | |
| 10 | $DU_2$ | | |
| 11 | $DU_3$ | | |
| 12 | $DL_0$ | Display Data Signal (Lower Half) | H (ON), L (OFF) |
| 13 | $DL_1$ | | |
| 14 | $DL_2$ | | |
| 15 | $DL_3$ | | |

**NOTES:**

1. Connector used: 53261-1510 (MOLEX)
   Mating connector: 51021-1500 (MOLEX)
2. Pin Number and its location are shown in the Outline Dimensions diagram.

## CCFT [1]

| PIN NUMBER [2] | SYMBOL | DESCRIPTION | LEVEL |
|---|---|---|---|
| 1 | GND | Ground Line (From Inverter) | – |
| 2 | NC | – | – |
| 3 | NC | – | – |
| 4 | HV | High Voltage Line (From Inverter) | – |

**NOTES:**

1. Connector used: M63M83-04 (MITSUMI)
   Mating connector: M60-04-30-114P (MITSUMI),
   M60-04-30-134P (MITSUMI), M61M73-04 (MITSUMI)
2. Pin Number and its location are shown in the Outline Dimensions diagram.

COLUMN

ROW

1 DOT　　2 DOT　　3 DOT　　　　　　　640 DOT

| 1 DOT | 1 · 1 | 1 · 2 | 1 · 3 | | 1 · 640 |
| 2 DOT | 2 · 1 | 2 · 2 | | | |
| 3 DOT | 3 · 1 | | | | |
| 240 DOT | 240 · 1 | | | | 240 · 640 |
| 241 DOT | 241 · 1 | | | | 241 · 640 |
| 480 DOT | 480 · 1 | | | | 480 · 640 |

COLUMN

ROW

1　2　3　4　5　6　7　8　　　　　640 DOT

| 1 DOT | $DU_3$ $DU_2$ $DU_1$ $DU_0$ $DU_3$ $DU_2$ $DU_1$ $DU_0$ | $DU_3$ $DU_2$ $DU_1$ $DU_0$ |
| 2 DOT | $DU_3$ $DU_2$ $DU_1$ $DU_0$ $DU_3$ $DU_2$ $DU_1$ $DU_0$ | |
| 3 DOT | $DU_3$ $DU_2$ $DU_1$ $DU_0$ | |
| 240 DOT | $DU_3$ $DU_2$ $DU_1$ $DU_0$ | $DU_3$ $DU_2$ $DU_1$ $DU_0$ |
| 241 DOT | $DL_3$ $DL_2$ $DL_1$ $DL_0$ | $DL_3$ $DL_2$ $DL_1$ $DL_0$ |
| 480 DOT | DL3 DL2 DL1 DL0 | $DL_3$ $DL_2$ $DL_1$ $DL_0$ |

**NOTE:**  1 · 2 means 1st row 2nd column dot.

5004-3

**Figure 4.　Dot Chart of Display Area**

CP1

CP2

| DU3 | 240 · 637 | INVALID | 1 · 1 | 1 · 5 | 1 · 637 | INVALID | 2 · 1 | 2 · 637 |
| DU2 | 240 · 638 | INVALID | 1 · 2 | 1 · 6 | 1 · 638 | INVALID | 2 · 2 | 2 · 638 |
| DU1 | 240 · 639 | INVALID | 1 · 3 | 1 · 7 | 1 · 639 | INVALID | 2 · 3 | 2 · 639 |
| DU0 | 240 · 640 | INVALID | 1 · 4 | 1 · 8 | 1 · 640 | INVALID | 2 · 4 | 2 · 640 |
| DL3 | 480 · 637 | INVALID | 241 · 1 | 241 · 5 | 241 · 637 | INVALID | 242 · 1 | 242 · 637 |
| DL2 | 480 · 638 | INVALID | 241 · 2 | 241 · 6 | 241 · 638 | INVALID | 242 · 2 | 242 · 638 |
| DL1 | 480 · 639 | INVALID | 241 · 3 | 241 · 7 | 241 · 639 | INVALID | 242 · 3 | 242 · 639 |
| DL0 | 480 · 640 | INVALID | 241 · 4 | 241 · 8 | 241 · 640 | INVALID | 242 · 4 | 242 · 640 |

S

CP2 x 640/4 PULSES

**REDUCED**

CP1

DU$_0$ - DU$_3$   |   1 · (1~ 640)   |   240 · (1~ 640)   |   1 · (1~ 640)

DL$_0$ - DL$_3$   |   241 · (1~ 640)   |   480 · (1~ 640)   |   241 · (1~ 640)

S

CP1 x 240 PULSES

5004-4

**Figure 5.   Data Input Timing**

**Figure 6. Interface Timing Chart**

NOTES:
1. $^*$ = See Interface Timing Ratings Table
2. $V_{IH} = 0.8\ V_{DD}$
3. $V_{IL} = 0.2\ V_{DD}$

5004-5

## INTERFACE TIMING RATINGS

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNITS | NOTE |
|--------|-----------|------|------|------|-------|------|
| $t_{FRM}$ | Frame Cycle | 8.0 | – | 16.9 | ms | 1 |
| $t_{CP2}$ | CP2 Clock Cycle | 152 | – | – | ns | – |
| $t_{CWH}$ | 'H' Level Clock Width | 65 | – | – | ns | – |
| $t_{CWL}$ | 'L' Level Clock Width | 65 | – | – | ns | – |
| $t_{LWH}$ | 'H' Level Latch Clock Width | 70 | – | – | ns | – |
| $t_{SU}$ | Data Setup Time | 50 | – | – | ns | – |
| $t_H$ | Data Hold Time | 40 | – | – | ns | – |
| $t_{SSU}$ | S Setup Time | 100 | – | – | ns | – |
| $t_{SH}$ | S Hold Time | 100 | – | – | ns | – |
| $t_{S21}$ | CP2 $\uparrow$ Clock Allowance Time From CP1 $\downarrow$ | 0 | – | – | ns | – |
| $t_{S12}$ | CP1 $\uparrow$ Clock Allowance Time From CP2 $\downarrow$ | 0 | – | – | ns | – |
| $t_R$, $t_F$ | Clock Rise/Fall Time | – | – | $t_{RF}$ | ns | 2 |

**NOTES:**

1. The LCD unit functions at the minimum frame cycle of 8 ms (maximum frame frequency of 125 Hz). Due to the characteristics of the LCD unit, 'shadowing' becomes more evident as frame frequency goes up, while flicker is reduced.

   According to our experiments, a minimum frame cycle of 11.7 ms or a maximum frame frequency of 85 Hz demonstrates optimum display quality in terms of flicker and 'shadowing.' Since visual judgment of display quality is subjective and display quality such as 'shadowing' is pattern dependent, base frame cycle or frame frequency, to which power consumption of the LCD unit is proportional, on thorough testing of the LCD unit with every possible pattern displayed on it.

2. $t_{RF} = 50$ in case $t_{CT} = (t_{CP2} - t_{CWH} - t_{CWL})/2 \geq 50$
   $t_{RF} = t_{CT}$ in case $t_{CT} = (t_{CP2} - t_{CWH} - t_{CWL})/2 < 50$

## UNIT DRIVING METHOD

### Circuit Driving Method

Figure 2 shows the block diagram of the unit's circuitry.

### Display Face Configuration

The display face electrically consists of two (upper and lower) display segments so that the unit may offer higher contrast by reducing drive duty ratio. Each display segment ($640 \times 240$ dots) is driven at 1/240 duty ratio.

### Input Data and Control Signal

The LCD driver is 80 bits LSI, consisting of shift registers, latch circuit, and LCD driver circuits.

Display data which are externally divided into data for each row (640 dots) is sequentially transferred in the form of 4-bit parallel data through shift registers by Clock Signal CP2 from the left top of the display face.

When data of one row (640 dots) have been input, they are latched in the form of parallel data for 640 lines of signal electrodes by latch signal CP1. Then the corresponding drive signal is transmitted to the 640 lines of column electrodes of the LCD panel by the LCD drive circuits.

At this time, scan start-up signal S is transferred from the scan signal driver to the first row of scan electrodes, and the contents of the data signals are displayed on the first row of upper and lower half of the display face according to the combinations of voltages applied to the scan and signal electrodes of the LCD.

While the first row of data is being displayed, the second row of data is entered. When 640 dots of data have been transferred, then latched, on the falling edge of CP1 clock, the display face proceeds to the second rows of display.

Such data input is repeated up to the 240th row of each display segment, from upper and lower rows, to complete one frame of display using the time-sharing method. Then data input proceeds to the next display face.

Scan start-up single S generates scan signal to drive horizontal electrodes.

Since DC voltage, if applied to the LCD panel, causes chemical reaction which deteriorates the LCD panel, drive waveform is inverted at every display frame by Control Signal M to prevent the generation of such DC voltage.

Because of the characteristics of the CMOS driver LSI, the power consumption of the unit goes up as the operating frequency CP2 increases. Thus the driver LSI applies the system of transferring 4 bits of parallel data through the four lines of shift registers to reduce the data transfer speed CP2. This system minimizes power consumption of the unit.

In this circuit configuration, 4-bit display data are input to data pins $DU_0 - DU_3$ and $DL_0 - DL_3$.

The LCD unit also has a bus line system for data input to minimize power consumption. In this system, the data input terminal of each driver LSI is activated only when relevant data input is fed.

Data input for column electrodes and chip select of driver LSI are made as follows:

- The driver LSI at the left end of the display face is first selected, and the adjacent driver LSI of the right side is selected when 80 dots data (20 CP2) is fed. This process continues sequentially until data is fed to the driver LSI at the right end of the display face.

- This process is immediately followed both at the top and bottom column of the driver's LSIs. Thus, data input will be made through 4-bit bus line sequentially from the left end of the display face.

Since this display unit contains no refresh RAM, it requires the above data and timing pulse inputs even for static display.

The timing chart of input signals is shown in Figure 6 and the Interface Timing Ratings table.

## OPTICAL CHARACTERISTICS ($t_A$ = 25°C, $V_{DD}$ = 5.0 V, $V_{DD} - V_{EE}$ = Vmax)

The following specifications are based on the electrical measuring conditions, on which the contrast of perpendicular direction ($\theta x = \theta y = 0°$) is maximum.

| SYMBOL | PARAMETER | CONDITION | | MIN. | TYP. | MAX. | UNIT | NOTE |
|---|---|---|---|---|---|---|---|---|
| $\theta x$ | Viewing Angle Range – Transmissive Mode | $C_0 > 2.0$ | $\theta y = 0°$ | −25 | – | 35 | degrees | 1 |
| $\theta y$ | | | $\theta x = 0°$ | −25 | – | 30 | | |
| $\theta x$ | Viewing Angle Range – Reflective Mode | $C_0 > 2.0$ | $\theta y = 0°$ | −20 | – | 35 | | |
| $\theta y$ | | | $\theta x = 0°$ | −25 | – | 25 | | |
| $C_0$ | Contrast Ratio – Transmissive | $\theta x = \theta y = 0°$ | | 8 | 10 | – | – | 2 |
| $C_0$ | Contrast Ratio – Reflective | $\theta x = \theta y = 0°$ | | 6 | 8 | – | – | |
| $t_R$ | Response Time – Rise | $\theta x = \theta y = 0°$ | | – | 100 | 150 | ms | 3 |
| $t_D$ | Response Time – Decay | $\theta x = \theta y = 0°$ | | – | 150 | 200 | | |

**NOTES:**

1. The viewing angle is defined as shown in Figure 7.
2. Contrast Ratio is defined as follows:

$$Co = \frac{Luminance\ (brightness)\ all\ pixels\ `white'\ at\ V_{MAX}}{Luminance\ (brightness)\ all\ pixels\ `black'\ at\ V_{MAX}}$$

   $V_{MAX}$ is defined in Figure 9.
3. The response characteristics of the photodetector output are measured as shown in Figures 10a and 10b, assuming that input signals are applied to select and deselect the dots to be measured, in the optical characteristics test method shown in Figure 11.



**Figure 7. Definition of Viewing Angle**

**NOTES:**
Measuring Spot Size: $\phi$0.2 mm
$\theta$x: Angle from 'normal' to viewing surface rotated about the horizontal axis.
$\theta$y: Angle from 'normal' to viewing surface rotated about the vertical axis.

5004-7

**Figure 8.　Optical Characteristics Test Method I**



5004-8

**Figure 9.　Definition of $V_{MAX}$**

RESPONSE MEASUREMENT

MEMORY SCOPE

TEKTRONIX TYPE 549 STORAGE OSCILLOSCOPE

PHOTO-DETECTOR

VIEWING SENSITIVITY MODULATOR

LENS

$\theta$

MEASURMENT SPOT SIZE : $\phi$0.2 mm

POLARIZER

LCD PANEL

TRANS-REFLECTOR

LIGHT SOURCE

5004-9

**Figure 10a.    Optical Characteristics Test Method II
(Transmissive Mode)**

**Figure 10b.  Optical Characteristics Test Method II**
**(Reflective Mode)**

DRIVE WAVEFORM

1/240 DUTY

NON-SELECT
WAVEFORM

SELECT
WAVEFORM

NON-SELECT
WAVEFORM

RESPONSE WAVEFORM

OUTPUT

100%

90%

10%

$t_R$

$t_D$

**NOTES:**
$t_R$ = Rise Time
$t_D$ = Delay Time

5004-11

**Figure 11.   Definition of Response Time**

## CHARACTERISTICS OF BACKLIGHT

The ratings satisfy the following conditions.

### Rating

| PARAMETER | MIN. | TYP. | MAX. | UNIT |
|-----------|------|------|------|------|
| Brightness | 30 | 45 | – | cd/m$^2$ |

### Measurement Circuit

LM000106 (SHARP) (at IL = 5 mA$_{RMS}$)

### Measurement Equipment

BM-7 (TOPCON)

### Measurement Conditions

- Measurement circuit voltage: DC = 12 V at primary side.
- LCD: All digits WHITE, $V_{DD}$ = 5 V,
$V_{DD} - V_{EE} = V_{MAX}$, $DU_0 - DU_3$ (refer to Figure 9)
$DL_0 - DL_3$ = 'L' (WHITE).
- Ambient temperature: 25°C. Make measurement 30 minutes after turning on the unit.

### Lamp Used (Ratings, 1pc.)[1]

HMBS3A42W164C or FLE-30164 (AE) 8NS1170, 1 pc.

| PARAMETER | | MAXIMUM ALLOWABLE VALUE | NOTE |
|-----------|--|--------------------------|------|
| Circuit Voltage (VS) | 1,000 V$_{RMS}$ (minimum) | 1,500 V$_{RMS}$ | – |
| Discharging Tube Current (IL) | 5 mA$_{RMS}$ (typical) | 7 mA$_{RMS}$ | 2 |
| Power Consumption | 2 W | – | – |
| Discharging Tube Voltage (VL) | 390 V$_{RMS}$ (typical) | – | – |
| Brightness (B) | 27,000 cd/m$^2$ (typical) | – | – |

**NOTES:**

1. Within no conductor closed.
2. It is recommended that IL be not more than 5 mA$_{RMS}$ so that heat radiation of CCFT backlight least affects the display quality.

## Operating Life

The operating lifetime is 10,000 hours or more at 5 mA (operating life with LM000106 or equivalent).

The inverter should meet the following conditions:

- Sine, symmetric waveform without spike in positive and negative.
- The voltage at the secondary side is 900 V$_{RMS}$ or more.
- Illuminance frequency is from 25 kHz to 45 kHz.

The operating lifetime is defined as having ended when any of the following conditions occur (25 ±5°C):

- When the voltage required for initial discharge has reached 740 V$_{RMS}$, or when it has reached 7.2 VDC when an inverter is used.
- When the illuminence or quantity of light has decreased to 50% of the initial value.

**NOTE:** Ratings are defined as the average brightness inside the viewing area specified in Figure 12.



**Figure 12.    Measuring Points (1 to 5)**

## PRECAUTIONS

- Industrial (Mechanical) design of the product in which this LCD unit is incorporated must be made so that the viewing angle characteristics of the LCD are optimized. This unit's viewing angle is illustrated in Figure 13 and as follows:

  - θy MIN < viewing angle < θy MAX
    (θy MIN < 0° θy MAX ≥ 0°)
  (For the specific values of θy MIN, θy MAX, refer to the Optical Characteristics Table.) Consider the optimum viewing conditions according to the purpose when installing the unit.

**Figure 13.    Dot Matrix Viewing Angle**

- This unit is installed using mounting tabs at the four corners of PCB or bezel. During installation, avoid undue stress on the unit such as twisting or bending. A transparent acrylic resin board or other type of protective panel should be attached to the front of the unit to protect the polarizer, LCD cells, etc.

- Since the front polarizer is easily damaged, use care to not scratch the face.

- If the surface of the LCD cells need cleaning, wipe it with a soft cloth.

- Wipe liquid off immediately since it can cause color changes and staining.

- The LCD is made of glass plates. Use care when handling it to avoid breakage.

- This unit contains CMOS LSIs which are sensitive to electrostatic charges. The following measures should be taken to protect the unit from electrostatic discharge:

  – Ground the metallic case of the main system (contact of the unit and main system).

  – Insulate the unit and main system by attaching insulating washers made of bakelite or nylon.

- The unit should be driven according to the specified ratings to avoid malfunction or permanent damage. DC voltage drive leads to rapid deterioration of LC, so ensure that the drive is an alternating waveform by continuously applying the signal M. Avoid latch-up of driver LSIs and application of DC voltage to the LCD panel by following the ON/OFF sequence shown in Figure 14 and Table 1.

- Do not expose the unit to direct sunlight, strong ultraviolet light, etc., for prolonged periods.

- Store the unit at normal room temperatue to prevent the LC from converting to liquid (due to excessive temperature changes).

- Do not disassemble the unit.

## SUPPLY VOLTAGE SEQUENCE CONDITION

Refer to Figure 14 and Table 1.

**Table 1. Supply Voltage Sequence Condition**

| SYMBOL | WITH DISP CONTROL [1] | WITHOUT DISP CONTROL [2] |
|---|---|---|
| **POWER ON** | | |
| a | 0 ms (minimum) | 0 ms (minimum) 20 ms (maximum) |
| b | 0 ms (minimum) | 20 ms (minimum) |
| c | 20 ms (minimum) | – |
| d | 0 ms (minimum) | – |
| e | – | 0 ms (minimum) |
| f | 0 ms (minimum) | Note 3 |
| g | – | 0 ms (minimum) 100 ms (maximum) |
| **POWER OFF** | | |
| h | 0 ms (minimum) | 0 ms (minimum) 20 ms (maximum) |
| i | 0 ms (minimum) | 20 ms (minimum) |
| j | 20 ms (minimum) | – |
| k | 0 ms (minimum) | – |
| l | – | 0 ms (minimum) |
| m | 0 ms (minimum) | Note 3 |
| n | – | 100 ms (minimum) |

**NOTES:**

1. Connection of DISP (pin number 4), refer to Figure 15.
2. Connection of DISP (pin number 4), refer to Figure 16.
3. Power ON/OFF cycle time. All signals and power line shall be in accordance with above sequence in case of power ON/OFF.

**NOTES:**
1. Power ON/OFF cycle time. All signals and power line shall be in accordance with above sequence in case of power ON/OFF.
2. $V_{EE}$ to be set at '$V_{DD}$ level' or 'open', $V_{EE}$ should be in accordance with the dotted line when DISP (display control signal) is not used.

5004-16

**Figure 14. Supply Voltage Sequence Condition**



5004-17

**Figure 15. With DISP Control**



5004-18

**Figure 16. Without DISP Control**

## LOT NUMBER

Lot number is shown at the position mentioned in Figure 17 in accordance with the numbering rule shown in Figure 18.

## APPLICABLE INSPECTION STANDARD

The LCD unit meets the following inspection standard: S-U-012-01.

## DISPLAY QUALITY

This specification describes display quality in case of no gray scale. Since display quality can be affected by gray scale methods, evaluate display quality for the usability of the LCD unit in case gray scale is displayed on the LCD unit.

*WARNING*: Don't use any materials which emit gas from epoxy resin (Amines' hardener) and silicone adhesive agent (dealcohol or deoxym) to prevent polarizer color change caused by gas.

REAR VIEW

MODEL NUMBER

SERIAL NUMBER

5004-20

**Figure 17.   Lot Number Position**

94   K   00001   ( )

FACTORY IDENTIFICATION CODE  (ALPHABET)

SERIAL NUMBER (MISSING NUMBER EXIST)

PRODUCTION MONTH (A = JAN, B = FEB, . . . L = DEC)

PRODUCTION YEAR

5004-19

**Figure 18.   Numbering Rule**

# OUTLINE DIMENSIONS



**NOTE:**
1. Tolerance X-Direction A: 4.7 ±0.8
2. Tolerance Y-Direction B: 4.7 ±0.8
3. Obliquity of display area (C-D) < 0.8

① CCFT connector
   M63-M83-04 (MITSUMI)

② Interface connector (15 pins)
   53261-1510 (MOLEX)

INTERFACE PIN LAYOUT

| PIN # | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|-------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|
| SYMBOL | S | CP1 | CP2 | OFF | $V_{DD}$ | $V_{SS}$ | $V_{EE}$ | DU0 | DU1 | DU2 | DU3 | DL0 | DL1 | DL2 | DL3 |

5004-13